

## 64K\_Words By 16 bit

# CS16LV11243

	Cover Sheet and Revision Status						
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)			
1.0 2.0	- 20200019	Jul. 12, 2016 Dec. 29, 2020	New issue Revise ICC (operating current) 45ns- 20mA, 55ns- 20mA, 70ns- 15mA	Hank Lin Hank Lin			





64K\_Words By 16 bit

CS16LV11243

FEATURES1Product Family1PIN CONFIGURATIONS2FUNCTIONAL BLOCK DIAGRAM2PIN DESCRIPTIONS3TRUTH TABLE4ABSOLUTE MAXIMUM RATINGS (1)4OPERATING RANGE4CAPACITANCE (1) (T <sub>A</sub> = 250C, f = 1.0 MHz)5DC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C, V <sub>CC</sub> = 3.0V)5DATA RETENTION CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C)6AC TEST CONDITIONS7KEY TO SWITCHING WAVEFORMS7AC TEST LOADS AND WAVEFORMS7AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C ; V <sub>CC</sub> =3.0V)8SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C ; V <sub>CC</sub> =3.0V)10SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C ; V <sub>CC</sub> =3.0V)10SWITCHING WAVEFORMS (WRITE CYCLE)11WRITE CYCLE3 (/UB, /LB CONTROLLED)12ORDER INFORMATION12PACKAGE OUTLINE13	GENERAL DESCRIPTION	1
PIN CONFIGURATIONS.2FUNCTIONAL BLOCK DIAGRAM2PIN DESCRIPTIONS.3TRUTH TABLE.4ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup> 4OPERATING RANGE4CAPACITANCE <sup>(1)</sup> (T <sub>A</sub> = 250C, f = 1.0 MHz).5DC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C, V <sub>CC</sub> = 3.0V).5DATA RETENTION CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C)6AC TEST CONDITIONS7KEY TO SWITCHING WAVEFORMS7AC TEST LOADS AND WAVEFORMS7AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C ; V <sub>CC</sub> =3.0V)8SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C ~70°C ; V <sub>CC</sub> =3.0V)10SWITCHING WAVEFORMS (WRITE CYCLE)11WRITE CYCLE3 (/UB, /LB CONTROLLED)12ORDER INFORMATION12	FEATURES	1
FUNCTIONAL BLOCK DIAGRAM2PIN DESCRIPTIONS3TRUTH TABLE4ABSOLUTE MAXIMUM RATINGS (1)4OPERATING RANGE4CAPACITANCE (1) (TA = 250C, f =1.0 MHz)5DC ELECTRICAL CHARACTERISTICS (TA = 0°C ~70°C, Vcc = 3.0V)5DATA RETENTION CHARACTERISTICS (TA = 0°C ~70°C)6AC TEST CONDITIONS7KEY TO SWITCHING WAVEFORMS7AC TEST LOADS AND WAVEFORMS7AC ELECTRICAL CHARACTERISTICS (TA = 0°C ~70°C : Vcc=3.0V)8SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS (TA = 0°C ~70°C : Vcc=3.0V)10SWITCHING WAVEFORMS (WRITE CYCLE)11WRITE CYCLE3 (/UB, /LB CONTROLLED)12ORDER INFORMATION12	Product Family	1
PIN DESCRIPTIONS3TRUTH TABLE4ABSOLUTE MAXIMUM RATINGS (1)4OPERATING RANGE4CAPACITANCE (1) (TA = 250C, f = 1.0 MHz)5DC ELECTRICAL CHARACTERISTICS (TA = 0°C ~70°C, Vcc = 3.0V)5DATA RETENTION CHARACTERISTICS (TA = 0°C ~70°C)6AC TEST CONDITIONS7KEY TO SWITCHING WAVEFORMS7AC TEST LOADS AND WAVEFORMS7AC ELECTRICAL CHARACTERISTICS (TA = 0°C ~70°C ; Vcc=3.0V)8SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS (TA = 0°C ~70°C ; Vcc=3.0V)10SWITCHING WAVEFORMS (WRITE CYCLE)11WRITE CYCLE3 (/UB, /LB CONTROLLED)12ORDER INFORMATION12	PIN CONFIGURATIONS	2
TRUTH TABLE4ABSOLUTE MAXIMUM RATINGS (1)4OPERATING RANGE4CAPACITANCE (1) (TA = 250C, f =1.0 MHz)5DC ELECTRICAL CHARACTERISTICS (TA = 0°C ~70°C, Vcc = 3.0V)5DATA RETENTION CHARACTERISTICS (TA = 0°C ~70°C)6AC TEST CONDITIONS7KEY TO SWITCHING WAVEFORMS7AC TEST LOADS AND WAVEFORMS7AC ELECTRICAL CHARACTERISTICS (TA = 0°C ~70°C ; Vcc=3.0V)8SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS (TA = 0°C ~70°C ; Vcc=3.0V)10SWITCHING WAVEFORMS (WRITE CYCLE)11WRITE CYCLE3 (/UB, /LB CONTROLLED)12ORDER INFORMATION12	FUNCTIONAL BLOCK DIAGRAM	2
ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>	PIN DESCRIPTIONS	3
OPERATING RANGE4CAPACITANCE (1) (TA = 250C, f = 1.0 MHz)	TRUTH TABLE	4
CAPACITANCE <sup>(1)</sup> (T <sub>A</sub> = 25oC, f =1.0 MHz)	ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>	4
DC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C ~70^{\circ}C$ , $V_{CC} = 3.0V$ )	OPERATING RANGE	4
DATA RETENTION CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ )6AC TEST CONDITIONS7KEY TO SWITCHING WAVEFORMS7AC TEST LOADS AND WAVEFORMS7AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )8SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )10SWITCHING WAVEFORMS (WRITE CYCLE)11WRITE CYCLE3 (/UB, /LB CONTROLLED)12ORDER INFORMATION12	CAPACITANCE <sup>(1)</sup> (T <sub>A</sub> = 25oC, f =1.0 MHz)	5
AC TEST CONDITIONS7KEY TO SWITCHING WAVEFORMS7AC TEST LOADS AND WAVEFORMS7AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )8SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )10SWITCHING WAVEFORMS (WRITE CYCLE)11WRITE CYCLE3 (/UB, /LB CONTROLLED)12ORDER INFORMATION12	DC ELECTRICAL CHARACTERISTICS (T_A = 0 $^\circ \rm C$ ~70 $^\circ \rm C$ , V_{CC} = 3.0V)	5
KEY TO SWITCHING WAVEFORMS7AC TEST LOADS AND WAVEFORMS7AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )8SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )10SWITCHING WAVEFORMS (WRITE CYCLE)11WRITE CYCLE3 (/UB, /LB CONTROLLED)12ORDER INFORMATION12	DATA RETENTION CHARACTERISTICS (T_A = 0 $^\circ \rm C$ ~70 $^\circ \rm C$ )	6
AC TEST LOADS AND WAVEFORMS7AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )8SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )10SWITCHING WAVEFORMS (WRITE CYCLE)11WRITE CYCLE3 (/UB, /LB CONTROLLED)12ORDER INFORMATION12	AC TEST CONDITIONS	7
AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )	KEY TO SWITCHING WAVEFORMS	7
SWITCHING WAVEFORMS (READ CYCLE)8AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )10SWITCHING WAVEFORMS (WRITE CYCLE)11WRITE CYCLE3 (/UB, /LB CONTROLLED)12ORDER INFORMATION12	AC TEST LOADS AND WAVEFORMS	7
AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ ; $V_{CC}=3.0V$ )	AC ELECTRICAL CHARACTERISTICS (T_A = 0 $^\circ C$ ~70 $^\circ C$ ; V_CC=3.0V)	8
SWITCHING WAVEFORMS (WRITE CYCLE)	SWITCHING WAVEFORMS (READ CYCLE)	8
WRITE CYCLE3 (/UB, /LB CONTROLLED)	AC ELECTRICAL CHARACTERISTICS (T_A = $0^{\circ}$ C $\sim$ 70 $^{\circ}$ C ; V <sub>CC</sub> =3.0V)	10
ORDER INFORMATION	SWITCHING WAVEFORMS (WRITE CYCLE)	11
	WRITE CYCLE3 (/UB, /LB CONTROLLED)	12
PACKAGE OUTLINE	ORDER INFORMATION	12
	PACKAGE OUTLINE	13



64K\_Words By 16 bit

# CS16LV11243

# **GENERAL DESCRIPTION**

The CS16LV11243 is a high performance; high speed and super low power CMOS Static Random Access Memory organized as 65,536 words by 16bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed, super low power features and maximum access time of 55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable input (/CE) and active LOW output enable (/OE).

The CS16LV11243 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS16LV11243 is available in JEDEC standard 44-pin TSOP 2-400mil, 48-ball TFBGA 6\*8mm.

## FEATURES

- Wide operation voltage : 2.7 ~ 3.6V
- Ultra-low power consumption :
  - operating current: 20mA (Max.) @t<sub>AA</sub>=45ns
  - standby current : 2uA (Typ.)
- High speed access time: 45/55/70ns.
- Automatic power down when chip is deselected.
- Three state outputs and TTL compatible.
- Data retention supply voltage as low as 1.5V.

### **Product Family**


Product Family	Operating Temp	Vcc. Range	Speed (ns)	Standby (Max)	Package Type
CS16LV11243	0~70°C	07.00	45/55/70	10 uA	44L TSOP 2-400mil 48ball TFBGA 6*8mm
C310LV11243	-40~85°C	2.7~3.6		(V <sub>CC</sub> = 3.6V <b>)</b>	Dice

Rev. 2.0




64K\_Words By 16 bit

## CS16LV11243



### FUNCTIONAL BLOCK DIAGRAM



2



64K\_Words By 16 bit

# CS16LV11243

## **PIN DESCRIPTIONS**

Name	Туре	Function
A0 – A15	Input	Address inputs for selecting one of the 65,536 x 16 bit words in the RAM
/CE	Input	/CE is active LOW. Chip enable must be active when data read from or write to the device. If chip enable is not active, the device is deselected and in a standby power mode. The DQ pins will be in high impedance state when the device is deselected.
/WE	Input	The Write enable input is active LOW. It controls read and write operations. With the chip selected, when /WE is HIGH and /OE is LOW, output data will be present on the DQ pins, when /WE is LOW, the data present on the DQ pins will be written into the selected memory location.
/OE	Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when /OE is inactive.
/LB and /UB	Input	Lower byte and upper byte data input/output control pins.
DQ0~DQ15	I/O	These 16 bi-directional ports are used to read data from or write data into the RAM.
V <sub>CC</sub>	Power	Power Supply
Gnd	Power	Ground



64K\_Words By 16 bit

# CS16LV11243

## **TRUTH TABLE**

MODE	/CE	/WE	/OE	/LB	/UB	DQ0~7	DQ8~15	V <sub>CC</sub> Current	
Standby	Х	Х	Х	Н	Н	High Z	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>	
Standby	Н	Х	Х	Х	Х	T light Z	Tight Z	ICCSB, ICCSB1	
Output Disabled	L	Н	Н	Х	Х	High Z	High Z	lcc	
				L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	I <sub>CC</sub>	
Read	L	Н	L	Н	L	High Z	D <sub>OUT</sub>	I <sub>CC</sub>	
				L	Н	D <sub>OUT</sub>	High Z	I <sub>cc</sub>	
				L	L	D <sub>IN</sub>	D <sub>IN</sub>	I <sub>cc</sub>	
Write	L	L L	Х	Н	L	Х	D <sub>IN</sub>	lcc	
				L	Н	D <sub>IN</sub>	Х	I <sub>CC</sub>	

#### ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Rating	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature under Bias	-40 to +125	OC
TSTG	Storage Temperature	-60 to +150	OC
PT	Power Dissipation	1.0	W

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **OPERATING RANGE**

Range	Ambient Temperature	Vcc		
Commercial	0~70°C	2.7V ~3.6V		
Industrial	-40~85°C	2.7V ~ 3.6V		



64K\_Words By 16 bit

# CS16LV11243

## CAPACITANCE <sup>(1)</sup> (T<sub>A</sub> = 25oC, f =1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =0V	6	pF
C <sub>DQ</sub>	Input/output Capacitance	V <sub>I/O</sub> =0V	8	pF

This parameter is guaranteed, and not 100% tested.

# DC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 0°C ~70°C, V<sub>cc</sub> = 3.0V)

Nam e	Parameter	Test Condition		MIN	(1)	MAX	Unit
VIL	Guaranteed Input Low Voltage <sup>(3)</sup>	V <sub>CC</sub> =3.0V		-0.3		0.8	V
VIH	Guaranteed Input High Voltage <sup>(2)</sup>	V <sub>CC</sub> =3.0V	V <sub>CC</sub> =3.0V			Vcc+ 0.3	V
I <sub>IL</sub>	Input Leakage Current	$V_{CC}$ =MAX, $V_{IN}$ =0 to $V_{CC}$		-1		1	uA
I <sub>OL</sub>	Output Leakage Current	$V_{CC}$ =MAX, /CE=V <sub>Ih</sub> , or /OE=V <sub>Ih</sub> , or /WE= V <sub>IL</sub> V <sub>IO</sub> =0V to V <sub>CC</sub>		-1		1	uA
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> =MAX, I <sub>OL</sub> =2.1mA				0.4	V
V <sub>OH</sub>	Output High Voltage	$V_{CC}$ =MIN, $I_{OH}$ = -1.0mA		2.4			V
	I <sub>CC</sub>					20	
Ор	erating Power Supply	$/CE=V_{IL}, I_{DQ}=0mA,$ $F=F_{MAX}=1/t_{RC}$	55ns			20	mA
	Current		70ns			15	
I <sub>CCSB</sub>	TTL Standby Supply	/ /CE=VIH, IDQ=0mA,				0.3	mA
I <sub>CCSB1</sub>	$I_{CCSB1}$ CMOS Standby Current /CE $\geq$ V <sub>CC</sub> -0.2V, V <sub>IN</sub> $\geq$ V <sub>CC</sub> -0.2V or V <sub>IN</sub> $\leq$ 0.2V,		≦0.2V,		2	8	uA

1. Typical characteristics are at  $T_A=25^{\circ}C$ 

2. Overshoot : VCC +2.0V in case of pulse width ≤20ns.

3. Undershoot : - 2.0V in case of pulse width  $\leq$ 20ns.

4. Overshoot and undershoot are sampled, not 100% tested.



64K\_Words By 16 bit


# CS16LV11243

# DATA RETENTION CHARACTERISTICS ( $T_A = 0^{\circ}C \sim 70^{\circ}C$ )


Name	Parameter	Test Condition		TYP <sup>(1)</sup>	MAX	Unit
V <sub>DR</sub>	Vcc for Data Retention	/CE $\geq$ Vcc-0.2V, VIN $\geq$ Vcc-0.2V or VIN $\leq$ 0.2V	1.5			V
Iccdr	Data Retention Current	/CE $\ge$ V <sub>CC</sub> -0.2V, V <sub>CC</sub> =1.5V V <sub>IN</sub> $\ge$ V <sub>CC</sub> -0.2V or V <sub>IN</sub> $\le$ 0.2V		2	6	uA
Tcdr	Chip Deselect to Data Retention Time	Refer to Retention Waveform				ns
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub> <sup>(2)</sup>			ns

1.  $T_A = 25 \,^{\circ}C$ , 2.  $t_{RC}$ = .Read Cycle Time

#### LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (1) (/CE Controlled)









64K\_Words By 16 bit


# CS16LV11243

Rev. 2.0

# **AC TEST CONDITIONS**

Input Pulse Levels	Vcc/0V	WAVEFORMS	INPUTS	OUTPUTS
Input Rise and Fall Times	3ns		MUST BE STEADY	MUST BE STEADY
Input and Output Timing Reference Level	0.5Vcc		MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H
Output Load	See FIGURE 1A and 1B		FROM HIDE	
			MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
			DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
			DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

## AC TEST LOADS AND WAVEFORMS





64K\_Words By 16 bit

# CS16LV11243


## AC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = $0^{\circ}$ C $-70^{\circ}$ C ; V<sub>cc</sub>=3.0V)

Parameter	Description	-45		-55		-70		Unit
Name	Description	MIN.	MAX	MIN.	MAX	MIN.	MAX	Offic
t <sub>RC</sub>	Read Cycle Time	45		55		70		ns
taa	Address Access Time		45		55		70	ns
tacs	Chip Select Access Time (/CE)		45		55		70	ns
t <sub>BA</sub>	Data Byte Control Access Time (/LB, /UB)		45		55		70	ns
toe	Output Enable to Output Valid		22		25		35	ns
tcLz	Chip Select to Output Low Z (/CE)	10		10		10		ns
t <sub>BE</sub>	Data Byte Control to Output Low Z (/LB,	5		5		5		ns
	/UB)	_						
tolz	Output Enable to Output in Low Z	5		5		5		ns
t <sub>CHZ</sub>	Chip Deselect to Output in High Z (/CE)	0	18	0	20	0	25	ns
tBDO	Data Byte Control to Output High Z (/LB,		18	0	20	0	25	ns
	/UB)		10	0	20	0	25	115
tонz	Output Disable to Output in High Z		18	0	20	0	25	ns
tон	Out Disable to Address Change	10		10		10		ns

#### READ CYCLE

## SWITCHING WAVEFORMS (READ CYCLE)

#### **READ CYCLE1**



8




64K\_Words By 16 bit

CS16LV11243

Rev. 2.0

#### **READ CYCLE2**



NOTES:

- 1. t<sub>HZ</sub> and t<sub>OHZ</sub> are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, t<sub>HZ</sub>(Max.) is less than t<sub>LZ</sub>(Min.) both for a given device and from device to device interconnection.



64K\_Words By 16 bit

# CS16LV11243

# AC ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = $0^{\circ}$ C $\sim$ 70 $^{\circ}$ C ; V<sub>cc</sub>=3.0V)

#### **JEDEC** -45 -55 -70 Parameter Parameter Unit Description Name MIN MAX MIN MAX MIN MAX Name 70 Write Cycle Time 45 55 tavax twc -\_ ns Chip Select to End of Write 35 45 60 t<sub>E1LWH</sub> tcw --ns Address Setup Time tavwl tas 0 -0 -0 ns Address Valid to End of **t**avwh 35 -45 60 \_ taw \_ ns Write Write Pulse Width 35 55 40 twi wh twp --ns Write Recovery Time (/CE, 0 **t**WHAX twr1 -0 -0 ns /WE) Data Byte Control to End of 35 45 \_ -60 \_ tBW tBW ns Write (/LB, /UB) Write to Output in High Z twLQZ twhz -18 20 25 ns --Data to Write Time Overlap tdvwh tow 25 -25 -30 ns Data Hold from Write Time 0 0 0 twhox tон --ns End of Write to Output 5 5 **t**whox tow 5 \_ -\_ ns Active

#### WRITE CYCLE




64K\_Words By 16 bit


# CS16LV11243

#### SWITCHING WAVEFORMS (WRITE CYCLE)

#### WRITE CYCLE1 (/WE CONTROLLED)



WRITE CYCLE2 (/CE CONTROLLED)






64K\_Words By 16 bit

# CS16LV11243


### WRITE CYCLE3 (/UB, /LB CONTROLLED)



NOTES:

- A write occurs during the overlap (t<sub>WP</sub>) of low /CE and low /WE. A write begins when /CE goes low and /WE goes low with asserting /UB and /LB for double byte operation. A write ends at the earliest transition when /CE goes high and /WE goes high. The tWP is measured from the beginning of the write to the end of write.
- 2.  $t_{CW}$  is measured from the /CE going low to end of write.
- 3. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 4. t<sub>WR</sub> is measured from the end or write to the address change. TWR applied in case a write ends as /CE or /WE going high.

### ORDER INFORMATION



Note: Package material code "R" meets ROHS




64K\_Words By 16 bit

CS16LV11243

## PACKAGE OUTLINE

#### 44L TSOP2-400mil



SECTION A-A

Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.


UNIT	MBOL	А	A1	A2	b	b1	с	c1	D	Е	E1	e	L	L1	у	Θ
mm	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	-	0°
	Nom.	1.10	0.10	1.00	-	-	-	-	18.41	10.16	11.76	0.80	0.50	0.80	Ι	-
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
inch	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	Ι	0°
	Nom.	0.0433	0.004	0.039	-	-	_	_	0.725	0.400	0.463	0.0315	0.0197	0.0315	-	-
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°



64K\_Words By 16 bit

CS16LV11243

#### 48 ball TFBGA-6x8mm



TOP VIEW

NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3. SYMBOL 'N' IS THE NUMBER OF SOLDER BALLS.