

128k Word x 16 bit

CS16LV21483

	Cover Sheet and Revision Status					
版別 (Rev.)	DCC No.	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)		
1.0	-	Jul. 12, 2016	New issue	Hank Lin		
2.0	20200019	Dec. 29, 2020	Revise ICC (operating current) 45ns- 20mA, 55ns- 20mA, 70ns- 15mA	Hank Lin		



### 128k Word x 16 bit

# CS16LV21483

GENERAL DESCRIPTION	1
FEATURES	1
Product Family	1
PIN CONFIGURATIONS	2
FUNCTIONAL BLOCK DIAGRAM	2
IN DESCRIPTIONS	3
TRUTH TABLE	4
ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>	4
DC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 3.0V$ )	5
OPERATING RANGE	5
DATA RETENTION CHARACTERISTICS (T <sub>A</sub> = 0°C to + 70°C)	6
CAPACITANCE <sup>(1)</sup> (T <sub>A</sub> = 25°C, f =1.0 MHz)	7
AC TEST CONDITIONS	7
KEY TO SWITCHING WAVEFORMS	7
AC TEST LOADS AND WAVEFORMS	7
AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C to + 70°C, V <sub>CC</sub> = 3.0V)	8
SWITCHING WAVEFORMS (READ CYCLE)	9
AC ELECTRICAL CHARACTERISTICS (T <sub>A</sub> = 0°C to + 70°C, V <sub>CC</sub> = 3.0V)	10
SWITCHING WAVEFORMS (WRITE CYCLE)	11
ORDER INFORMATION	13
DACKACE OUTLINE	1.1



128k Word x 16 bit

CS16LV21483

### **GENERAL DESCRIPTION**

The CS16LV21483 is a high performance, high speed, super low power CMOS Static Random Access Memory organized as 131,072 words by 16 bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 2.0uA and maximum access time of 45/55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE) and three-state output drivers.

The CS16LV21483 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS16LV21483 is available in JEDEC standard 44-pin TSOP 2-400mil, 48-ball TFBGA 6\*8mm.

### **FEATURES**

■ Low operation voltage : 2.7 ~ 3.6V

Ultra-low power consumption :

■ operating current: 20mA (Max.) @t<sub>AA</sub>=45ns

■ standby current : 2uA (Typ.)

High speed access time: 45/55/70ns

Automatic power down when chip is deselected.

Three state outputs and TTL compatible, fully static operation

Data retention supply voltage as low as 1.5V.

# **Product Family**


Product Family	Operating Temp	V <sub>CC</sub> . Range	Speed (ns)	Standby (Max)	Package Type
CS16LV21483	0~70°C	2.7~3.6	45/55/70	l 8 uA	44L TSOP2-400mil 48ball TFBGA 6*8mm
CS10LV21403	-40~85°C	2.7~3.0	45/55/70	1(\/cc = 3 6\/ <b>)</b>	Dice



128k Word x 16 bit


CS16LV21483

### **PIN CONFIGURATIONS**



48 ball TFBGA Top View

### **FUNCTIONAL BLOCK DIAGRAM**





128k Word x 16 bit

CS16LV21483

## IN DESCRIPTIONS

Name	Туре	Function
A0 – A16	Input	Address inputs for selecting one of the 131,072 x 16 bit words in
A0 - A10	iliput	the RAM
		/CE is active LOW. Chip enable must be active when data read
/CE	Input	from or write to the device. If chip enable is not active, the device
/OL	Imput	is deselected and in a standby power mode. The DQ pins will be
		in high impedance state when the device is deselected.
		The Write enable input is active LOW. It controls read and write
	Input	operations. With the chip selected, when /WE is HIGH and /OE is
/WE		LOW, output data will be present on the DQ pins, when /WE is
		LOW, the data present on the DQ pins will be written into the
		selected memory location.
		The output enable input is active LOW. If the output enable is
/OE	Input	active while the chip is selected and the write enable is inactive,
/OL	Input	data will be present on the DQ pins and they will be enabled. The
		DQ pins will be in the high impedance state when /OE is inactive.
/LB and /UB	Input	Lower byte and upper byte data input/output control pins.
DQ0~DQ15	I/O	These 16 bi-directional ports are used to read data from or write
DQ0~DQ15	1/0	data into the RAM.
Vcc	Power	Power Supply
Gnd	Power	Ground



128k Word x 16 bit

CS16LV21483

### **TRUTH TABLE**

MODE	/CE	/WE	/OE	/LB	/UB	DQ0~7	DQ8~15	Vcc Current
Standby	Х	Χ	Χ	Ι	Н	⊔iah 7	High Z	lagan lagan.
Standby	Н	Χ	Χ	Χ	Χ	High Z	riigii Z	Iccsb, Iccsb1
Output Disabled	L	Н	Н	X	X	High Z	High Z	lcc
				┙	L	Douт	Dout	lcc
Read	L	Н	L	Ι	L	High Z	<b>D</b> оит	Icc
				┙	Η	Dout	High Z	Icc
				┙	L	Din	Din	lcc
Write	L	L	Χ	Η	L	Χ	Din	lcc
				L	Н	D <sub>IN</sub>	X	Icc

## **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Parameter	Rating	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +85	οС
T <sub>STG</sub>	Storage Temperature	-65 to +150	οС
PT	Power Dissipation	1.0	W

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



128k Word x 16 bit

CS16LV21483

## DC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 3.0V$ )

Parameter Name	Parameter	Test Conductio	n	MIN	TYP <sup>(1)</sup>	MAX	Unit
V <sub>IL</sub>	Guaranteed Input Low Voltage (3)			-0.3	-	0.8	٧
V <sub>IH</sub>	Guaranteed Input High Voltage (2)			2.2	-	Vcc+0.3	V
I <sub>IL</sub>	Input Leakage Current	V <sub>CC</sub> =MAX, V <sub>IN</sub> =0 to	V <sub>CC</sub>	-1	-	1	uA
I <sub>OL</sub>	Output Leakage Current	$V_{CC}$ =MAX, /CE= $V_{IN}$ , or / $V_{IO}$ =0V to $V_{CC}$	OE=V <sub>IN</sub> ,	-1	-	1	uA
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> =MAX, I <sub>OL</sub> = 2r	mA	-	-	0.4	V
V <sub>OH</sub>	Output High Voltage	$V_{CC}$ =MIN, $I_{OH}$ = -1 $r$	mA	2.4	-	-	V
	Operating Power	/CE \/   0m/\	45ns	-	-	20	
I <sub>CC</sub>	Supply Current	/CE=V <sub>IL</sub> , I <sub>DQ</sub> =0mA,	55ns	ı	-	20	mA
		$F=F_{MAX}^{(3)}$		1	-	15	
I <sub>CCSB</sub>	Standby Supply - TTL	/CE=V <sub>IH</sub> , I <sub>DQ</sub> =0mA,		-	-	0.3	mA
I <sub>CCSB1</sub>	Standby Current -CMOS	/CE≧V <sub>CC</sub> -0.2V, V <sub>IN</sub> ≧V <sub>CC</sub> -	-0.2V or		2	8	uA

<sup>1.</sup> Typical characteristics are at TA=25 $^{\circ}$ C

2. Overshoot : VCC +2.0V in case of pulse width ≤20ns.

4. Overshoot and undershoot are sampled, not 100% tested.

### **OPERATING RANGE**

Range	Ambient Temperature	Vcc
Commercial	0~70°C	2.7V ~ 3.6V
Industrial	-40~85°C	2.7V ~ 3.6V

<sup>3.</sup> Undershoot: - 2.0V in case of pulse width ≤20ns.



128k Word x 16 bit


CS16LV21483

## DATA RETENTION CHARACTERISTICS ( $T_A = 0^{\circ}C$ to + 70°C)


Parameter Name	Parameter	Test Conduction	MIN	TYP <sup>(1)</sup>	MAX	Unit
V <sub>DR</sub>	Vcc for Data Retention	/CE≧V <sub>CC</sub> -0.2V, V <sub>IN</sub> ≧	1.5	_		V
V DR	VCC 101 Data Neterition	V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≦0.2V	1.5	_	_	<b>v</b>
		/CE≧Vcc-0.2V, Vcc =1.5V		0	)	
ICCDR	Data Retention Current	Vin≧Vcc-0.2V or Vin≦0.2V		2	6	uA
T <sub>CDR</sub>	Chip Deselect to Data Retention Time	On a Data stine Was afaire	0	-	-	ns
t <sub>R</sub>	Operation Recovery Time	, i	t <sub>RC</sub> (2)	-	-	ns

<sup>1.</sup>  $V_{CC} = 3.0V$ ,  $T_A = +25 ^{\circ}C$ 

## LOW Vcc DATA RETENTION WAVEFORM (1) (/CE Controlled)



## LOW Vcc DATA RETENTION WAVEFORM (2) (/UB, /LB Controlled)



<sup>2.</sup>  $t_{RC}$  (2) = Read Cycle Time.



128k Word x 16 bit

CS16LV21483

# CAPACITANCE $^{(1)}$ (T<sub>A</sub> = 25°C, f =1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit
CIN	Input Capacitance	V <sub>IN</sub> =0V	6	pF
CDQ	Input/output Capacitance	V1/0=0V	8	pF

This parameter is guaranteed and not tested.


### **AC TEST CONDITIONS**

Input Pulse Levels	Vcc/0V
Input Rise and Fall	3ns
Times	3115
Input and Output	
Timing Reference	0.5Vcc
Level	
Output Lood	See FIGURE
Output Load	1A and 1B

### **KEY TO SWITCHING WAVEFORMS**

WAVEFORMS	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

### **AC TEST LOADS AND WAVEFORMS**





128k Word x 16 bit

CS16LV21483

## AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C$ to + 70°C, $V_{CC} = 3.0V$ )

#### < READ CYCLE >

JEDEC	Parameter		45	ns	55ns		70ns			
Parameter Name	Name	Description	MIN	MAX	MIN	MAX	MIN	MAX	Unit	
tavax	trc	Read Cycle Time	45	-	55	-	70	ı	ns	
<b>t</b> avqv	taa	Address Access Time	ı	45	-	55	-	70	ns	
t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Select Access Time (/CE)	ı	45	ı	55	ı	70	ns	
tва	tва	Data Byte Control Access Time (/LB, /UB)	ı	45	1	55	ı	70	ns	
<b>t</b> GLQV	toe	Output Enable to Output Valid	ı	22	-	25	ı	35	ns	
t <sub>ELQX</sub>	tcLZ	Chip Select to Output Low Z (/CE)	10	-	10	-	10	1	ns	
tве	t <sub>BE</sub>	Data Byte Control to Output Low Z (/LB, /UB)	0	-	0	-	0	1	ns	
t <sub>GLQX</sub>	toLZ	Output Enable to Output in Low Z	5	-	5	-	5	-	ns	
<b>t</b> EHQZ	tснz	Chip Deselect to Output in High Z (/CE)	1	18	0	20	0	25	ns	
<b>t</b> BDO	t <sub>BDO</sub>	Data Byte Control to Output High Z (/LB, /UB)	ı	18	0	20	0	25	ns	
tgнqz	tонz	Output Disable to Output in High Z	ı	18	0	20	0	25	ns	
t <sub>AXOX</sub>	tон	Out Disable to Address Change	10	-	10	-	10	-	ns	

Note: 1.) /WE is high in read Cycle.

<sup>2.)</sup> Device is continuously selected when /CE = VIL.


<sup>3.)</sup> Address valid prior to or coincident with CE transition low. 4.) /OE = VIL. 5.) Transition is measured  $\pm 500 \text{mV}$  from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.

128k Word x 16 bit


CS16LV21483

## **SWITCHING WAVEFORMS (READ CYCLE)**

### **READ CYCLE 1.** (1, 2, 4)



### **READ CYCLE 2.** (1, 3, 4)






**128k Word x 16 bit** 

CS16LV21483

### READ CYCLE 3. (1, 4)



## AC ELECTRICAL CHARACTERISTICS ( $T_A = 0^{\circ}C$ to + 70°C, $V_{CC} = 3.0V$ )

### < WRITE CYCLE >

JEDEC Parameter	Parameter	Description	45	ns	55	ns	70	Unit		
Name	Name	Description	MIN	MAX	MIN	MAX	MIN	MAX	_	
tavax	twc	Write Cycle Time	45	-	55	-	70	-	ns	
t <sub>E1LWH</sub>	tcw	Chip Select to End of Write	35	-	45	-	60	-	ns	
tavwl	<b>t</b> AS	Address Setup Time	0	-	0	-	0	-	ns	
tavwh	taw	Address Valid to End of Write	35	-	45	-	60	-	ns	
twlwh	t <sub>WP</sub>	Write Pulse Width	35	-	40	-	55	-	ns	
twhax	twr	Write Recovery Time (/CE, /WE)	0	-	0	-	0	-	ns	




### 128k Word x 16 bit

# CS16LV21483

t <sub>BW</sub>	<b>t</b> BW	Data Byte Control to End of Write (/LB, /UB)	35	-	45	-	60	-	ns
twlqz	twnz	Write to Output in High Z	-	18	-	20	-	25	ns
<b>t</b> DVWH	tow	Data to Write Time Overlap	25	-	25	-	30	-	ns
twhox	t <sub>DH</sub>	Data Hold from Write Time		-	0	-	0	-	ns
twhox tow Active		End of Write to Output Active	5	-	5	-	5	-	ns

## **SWITCHING WAVEFORMS (WRITE CYCLE)**

## WRITE CYCLE 1. (/WE controlled)







128k Word x 16 bit

CS16LV21483

### **WRITE CYCLE 2. (/CE controlled)**



### WRITE CYCLE 3. (/UB, /LB controlled)



12




128k Word x 16 bit

CS16LV21483

#### NOTES:

- 1.  $T_{AS}$  is measured from the address valid to the beginning of write.
- 2. The internal write time of the memory is defined by the overlap of /CE and /WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. TWR is measured from the earliest of /CE or /WE or (/UB and, or /LB) going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- If the /CE low transition occurs simultaneously with the /WE low transitions or after the /WE transition, output remain in a high impedance state.
- 6. /OE is continuously low (/OE =  $V_{IL}$ ).
- 7. DOUT is the same phase of write data of this write cycle.
- 8. DOUT is the read data of next address.
- If /CE is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11.  $T_{CW}$  is measured from the later of /CE going low to the end of write.


#### ORDER INFORMATION





Note: Package material code "R" meets ROHS


### **PACKAGE OUTLINE**

### 44L TSOP2-400mil









#### SECTION A-A


Note: Plating thickness spec: 0.3 mil ~ 0.8 mil.

UNIT	MBOL	A	A1	A2	b	b1	С	c1	D	Е	E1	e	L	L1	у	Θ
	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	ı	0°
mm	Nom.	1.10	0.10	1.00	_	_	_	_	18.41	10.16	11.76	0.80	0.50	0.80	-	-
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	ı	0°
inch	Nom.	0.0433	0.004	0.039	-	_	ı	ı	0.725	0.400	0.463	0.0315	0.0197	0.0315	ı	ı
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°


128k Word x 16 bit


CS16LV21483

#### 48 ball TFBGA-6x8mm



	BALL PITCH e = 0.75								
	D	Ε	N	D1	E1				
8	.0	6.0	48	5,25	3.75				





TOP VIEW

#### NOTES

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3. SYMBOL 'N' IS THE NUMBER OF SOLDER BALLS.