

512K Words By 8 Bit

CS18LV41965

		Cove	er Sheet and Revision Status	
版別 (Rev.)	DCC No.	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0	20170009	Jun. 08, 2017	New issue	Hank Lin
2.0	20170013	Jun. 22, 2017	Revise 32L STSOP(I)-8x13.4mm package outline	Hank Lin
3.0	20200019	Dec. 29, 2020	Revise ICC (operating current)	Hank Lin
	20200019	200. 25, 2020	45ns- 20mA, 55ns- 20mA, 70ns- 15mA	2111
			20111 2, 00110 20111 1, 10110 10111 1	



512K Words By 8 Bit

CS18LV41965

GENERAL DESCRIPTION	
FEATURES	1
Product Family	1
PIN CONFIGURATIONS	2
FUNCTIONAL BLOCK DIAGRAM	2
PIN DESCRIPTIONS	3
TRUTH TABLE	3
ABSOLUTE MAXIMUM RATINGS (1)	4
OPERATING RANGE	4
CAPACITANCE (1) (T _A = 25°C, f = 1.0 MHz)	4
DC ELECTRICAL CHARACTERISTICS (T _A = 0°C to + 70°C , V _{CC} = 5.0V)	5
DATA RETENTION CHARACTERISTICS(T _A = 0°C to + 70°C)	6
LOW Vcc DATA RETENTION WAVEFORM(/CE Controlled)	6
AC TEST CONDITIONS	
KEY TO SWITCHING WAVEFORMS	
AC ELECTRICAL CHARACTERISTICS(T _A = 0 °Cto + 70°C , Vcc = 5.0V)	7
SWITCHING WAVEFORMS (REAS CYCLE)	8
AC ELECTRICAL CHARACTERISTICS (T _A = 0°Cto + 70°C , V _{CC} = 5.0V)	9
SWITCHING WAVEFORMS(WRITE CYCLE)	9
ORDER INFORMATION	
PACKAGE OUTLINE	



512K Words By 8 Bit

CS18LV41965

GENERAL DESCRIPTION

The CS18LV41965 is a high performance, high speed, and super low power CMOS Static Random Access Memory organized as 524,288 words by 8 bits and operates from a wide range of 4.5 to 5.5V supply voltage. Advanced 0.15um CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 2uA and maximum access time of 45/55/70ns in 5.0V operation.

The CS18LV41965 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS18LV41965 is available in JEDEC standard 32-pin sTSOP 1 -8x13.4 mm, TSOP 1 -8x20mm, TSOP 2 -400mil, SOP -450 mil and PDIP –600mil packages.

FEATURES

■ Low operation voltage: 4.5 ~ 5.5V

Ultra low power consumption :

operating current: 20mA (Max.) @taa=45ns

■ standby current: 2uA (Typ.)

• Fast access time: 45/55/70ns (Max.)

Automatic power down when chip is deselected.


Three state outputs and TTL compatible, fully static operation


Data retention supply voltage as low as 1.5V.

Product Family


Product Family	Operating Temp	Standby (Max.) (Vcc = 5.5V)	Vcc. Range (V)	Speed (ns)	Package Type
CS18LV41965	0~70°C	8uA	45.55	45/55/70	32L SOP 32L STSOP 1 32L TSOP 1
	-40~85°C	ouA	4.5~5.5	45/55/70	32L TSOP 1 32L TSOP 2 32L PDIP

PIN CONFIGURATIONS





FUNCTIONAL BLOCK DIAGRAM





512K Words By 8 Bit

CS18LV41965

PIN DESCRIPTIONS

Name	Туре	Function
A0 – A18	Input	Address inputs for selecting one of the 524,288 x 8 bit words in the RAM
		/CE is active LOW. Chip enables must be active when data read from or write
/CE	Input	to the device. If either chip enable is not active, the device is deselected and in
		a standby power down mode.
		The Write enable input is active LOW. It controls read and write operations.
/WE	Input	With the chip selected, when /WE is HIGH and /OE is LOW, output data will be
/ V V L	прис	present on the DQ pins, when /WE is LOW, the data present on the DQ pins
		will be written into the selected memory location.
		The output enable input is active LOW. If the output enable is active while the
/OE	Input	chip is selected and the write enable is inactive, data will be present on the
		DQ pins and they will be enabled.
DQ0~DQ7	I/O	These 8 bi-directional ports are used to read data from or write data into the
DQ0~DQ1	1/0	RAM.
Vcc	Power	Power Supply
Vss	Power	Ground
NC		No connection

TRUTH TABLE

MODE	/CE	/WE	/OE	DQ0~7	Vcc Current
Standby	Н	X	X	High Z	Iccsb, Iccsb1
Output Disabled	L	Н	Н	High Z	Icc
Read	L	Н	L	Douт	Icc
Write	L	L	X	Din	Icc

Note: X means don't care. (Must be low or high state)



512K Words By 8 Bit

CS18LV41965

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Rating	Unit
V _{IN} , V _{OUT}	Voltage on any pin relative to Vss	-0.5 to V _{CC} +0.5V	V
Vcc	Voltage on Vcc supply relative to Vss	-0.5 to 7.0	V
PD	Power Dissipation	1.0	W

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0~70°C	4.5V ~ 5.5V
Industrial	-40~85°C	4.5V ~ 5.5V

CAPACITANCE (1) ($T_A = 25^{\circ}$, f =1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit
Cin	Input Capacitance	V _{IN} =0V	10	pF
CDQ	Input/output Capacitance	V _{I/O} =0V	10	pF

^{1.} This parameter is guaranteed and not tested.

Rev. 3.0



512K Words By 8 Bit

CS18LV41965

DC ELECTRICAL CHARACTERISTICS (T_A = 0°C to + 70°C , V_{CC} = 5.0V)

Parameter Name	Parameter	Test Conduction		MIN	TYP ⁽¹⁾	MAX	Unit
VIL	Guaranteed Input Low Voltage (3)	Vcc=5V		-0.3		8.0	V
Vıн	Guaranteed Input High Voltage (2)	Vcc=5V		2.2		Vcc +0.5	V
Iı∟	Input Leakage Current	Vcc=MAX, Vin=0 to Vcc		-1		1	uA
loL	Output Leakage Current	Vcc=MAX, /CE=VIH, or /OE=VIH, or /WE= VIL, VIO=0V to Vcc		-1		1	uA
Vol	Output Low Voltage	Vcc=MAX, IoL = 2.1mA				0.4	V
V _{OH1}	Output High Voltage	V _{CC} =MIN, I _{OH} = -1.0mA	L	2.4			V
Icc	Operating Power Supply Current	Power /CE=V _{IL} , I _{IO} =0mA, F=F _{MAX} (3), 55				20	mA
Іссѕв	Standby Supply - TTL	/CE=V _{IH} , I _{UO} =0mA, other pins= V _{IL} or V _{IH}				0.3	mA
Iccs _{B1}	Standby Current -CMOS	other pins= ViL or ViH /CE≧Vcc-0.2V, Vin≧Vcc-0.2V or Vin ≤0.2V			2	8	uA

^{1.} Typical characteristics are measured at Vcc=5V, T_A =25°C and not 100% tested

^{2.} Overshoot: VCC +2.0V in case of pulse width \leq 20ns.

^{3.} Undershoot: - 2.0V in case of pulse width ≤20ns.

^{4.} Overshoot and undershoot are sampled, not 100% tested.


512K Words By 8 Bit

CS18LV41965

DATA RETENTION CHARACTERISTICS($T_A = 0^{\circ}C$ to + $70^{\circ}C$)

Parameter Name	Parameter	Test Conduction	MIN	ТҮР	MAX	Unit
V_{DR}	V _{CC} for Data Retention	/CE≧Vcc-0.2V,	15			V
V DR	VCC 101 Bata Noterition	/CE≧Vcc-0.2V, 1.5 V VIN≧Vcc-0.2V or VIN≦0.2V 2 6 uA /CE≧Vcc-0.2V, Vcc=2.0V 2 6 uA VIN≧Vcc-0.2V or VIN≦0.2V 0 ns	v			
Iccdr	Data Retention Current	/CE≧V _{CC} -0.2V, V _{CC} =2.0V		_	_	
		V _{IN} ≧V _{CC} -0.2V or V _{IN} ≦0.2V	2		6	uA
tonn	Chip Deselect to Data		0			no
tsdr	Retention Time	See Retention Waveform	U			115
trdr	Operation Recovery Time		t _{RC}			ns

LOW Vcc DATA RETENTION WAVEFORM(/CE Controlled)





512K Words By 8 Bit

CS18LV41965


AC TEST CONDITIONS

Input Pulse Levels: Vcc/0V Input Rise and Fall Times: 3ns

Input and Output Timing Reference Level: 0.5Vcc

Output Load (See right):

CL⁽¹⁾: 30pF + 1 TTL, I_{OH}/I_{OL}=-1mA/2.1mA



Note: 1. including scope and jig capacitance2. R1=1800 ohm, R2=990 ohm3. V_{TM} = VCC

KEY TO SWITCHING WAVEFORMS

WAVEFORMS	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
$I \times X \times X \times X$	DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

AC ELECTRICAL CHARACTERISTICS(TA = 0 °Cto + 70°C , Vcc = 5.0V)

[READ CYCLE]

JEDEC	Parameter	Description N		45ns		55ns		70ns	
Name	Name			MAX	MIN	MAX	MIN	MAX	Unit
t _{AVAX}	t _{RC}	Read Cycle Time	45		55		70		ns
tavqv	t AA	Address Access Time		45		55		70	ns
telqv	tco	Chip Select Access Time (/CE)		45		55		70	ns
t _{GLQV}	toE	Output Enable to Output Valid		22		25		35	ns

7 Rev. 3.0




512K Words By 8 Bit

CS18LV41965


telqx	tız	Chip Select to Output Low Z (/CE)	10		10		10		ns
t _{GLQX}	tolz	Output Enable to Output in Low Z	5		5		5		ns
t EHQZ	tHZ	Chip Deselect to Output in High Z (/CE)		18		20		25	ns
tghqz	tонz	Output Disable to Output in High Z		18		20		25	ns
taxox	tон	Out Disable to Address Change	10		10		10		ns

SWITCHING WAVEFORMS (REAS CYCLE)

READ CYCLE(1) (Address Transition Controlled)



READ CYCLE(2) (/OE Controlled)



NOTES:

- 1. tHZ and tOHZ are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, t_{HZ} (Max.) is less than t_{LZ} (Min.) both for a given device and from device to device interconnection.


AC ELECTRICAL CHARACTERISTICS (T_A= 0°Cto + 70°C , V_{CC} = 5.0V)

[WRITE CYCLE]

JEDEC	Parameter	Decembries	45	ns	55	ins	70)ns	l lm:4
Name	Name	Description	MIN	MAX	MIN	MAX	MIN	MAX	Unit
tavax	twc	Write Cycle Time	55		55		70		ns
t _{E1LWH}	tcw	Chip Select to End of Write	35		45		60		ns
t avwl	tas	Address Setup Time	0		0		0		ns
tavwh	taw	Address Valid to End of Write	35		45		60		ns
twlwh	twp	Write Pulse Width	35		40		55		ns
twhax	twr	Write Recovery Time (/CE, /WE)	0		0		0		ns
twlqz	twHz	Write to Output in High Z		18		20		25	ns
tovwh	tow	Data to Write Time Overlap	25		25		30		ns
twhox	tон	Data Hold from Write Time	0		0		0		ns
twnox	tow	End of Write to Output Active	5		5		5		ns

SWITCHING WAVEFORMS(WRITE CYCLE)


WRITE CYCLE(1) (/WE Controlled, /OE High During WRITE)




9 **Rev. 3.0**



WRITE CYCLE(2) (/CE Controlled)



WRITE CYCLE(3) (/WE Controlled, /OE LOW)



10


512K Words By 8 Bit

CS18LV41965

NOTES:

- A write occurs during the overlap (t_{WP}) of low /CE and low /WE. A write begins at the latest transition among /CE goes low and /WE goes low. A write ends at the earliest transition when /CE goes high and /WE goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the /CE going low to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as /CEor/WE going high.

ORDER INFORMATION





Note: Package material code "R" meets ROHS





PACKAGE OUTLINE


32L SOP-450mil












SECTION A-A

Note: Plating thickness spec: 0.3 mil ~ 0.8 mil.

UNIT	MBOL	A	A 1	A2	ъ	b1	с	c1	D	Е	E1	e	L	L1	У	Θ
	Min.	2.645	0.102	2.540	0.35	0.35	0.15	0.15	20.320	11.176	13.792	1.118	0.584	1.194	_	0°
mm	Nom.	2.821	0.229	2.680	-	-	1	-	20.447	11.303	14.097	1.270	0.834	1.397	-	-
	Max.	2.997	0.356	2.820	0.50	0.46	0.32	0.28	20.574	11.430	14.402	1.422	1.084	1.600	0.1	10°
	Min.	0.104	0.004	0.1000	0.014	0.014	0.006	0.006	0.800	0.440	0.543	0.044	0.023	0.047	-	0°
inch	Nom.	0.111	0.009	0.1055	ı	ı	ı	ı	0.805	0.445	0.555	0.050	0.033	0.055	-	_
	Max.	0.118	0.014	0.1110	0.020	0.018	0.012	0.011	0.810	0.450	0.567	0.056	0.043	0.063	0.004	10°



32L STSOP (I)-8x13.4mm




Note: Dimensions D1 and E do not include mold protrusions.
D1 and E are maximum plastic body size dimensions including mold mismatch.

SY. UNIT	MBOL	A	Al	A2	ь	bl	c	cl	Е	e	D	Dl	L	Ll	LE	s	Θ
	Min.		0.05	0.90	0.17	0.17	0.10	0.10	7.90		13.20	11.70	0.30		0.675		0
mm	Nom.			1.00	0.22	0.20	-	-	8.00	0.50 TYP.	13.40	11.80	0.50	0.25 BSC		0.278 TYP.	3
	Max.	1.20		1.05	0.27	0.23	0.21	0.16	8.10	11P.	13.60	11.90	0.70	Doc			5
	Min.		0.002	0.035	0.007	0.007	0.004	0.004	0.311		0.520	0.461	0.012		0.027		0
inch	Nom.			0.039	0.009	0.008	-	-	0.315	0.020 TYP.	0.528	0.465	0.020	0.010 BSC		0.0109 TYP.	3
	Max.	0.047		0.041	0.011	0.009	0.008	0.006	0.319	TTP.	0.535	0.469	0.028	230		111.	5




32L TSOP (I)-12x20mm



Note: Plating thickness spec: 0.3 mil ~ 0.8 mil.

UNIT	MBOL	A	A1	A2	b	b1	с	c1	D	E	е	HD	L	L1	у	Θ
	Min.	1.00	0.05	0.95	0.17	0.17	0.10	0.10	18.30	7.90	0.40	19.80	0.40	0.70	-	0°
mm	Nom.	1.10	0.10	1.00	0.22	0.20	1	ı	18.40	8.00	0.50	20.00	0.50	0.80	-	_
	Max.	1.20	0.15	1.05	0.27	0.23	0.21	0.16	18.50	8.10	0.60	20.20	0.70	0.90	0.1	8°
	Min.	0.0393	0.002	0.037	0.007	0.007	0.004	0.004	0.720	0.311	0.016	0.779	0.0157	0.0275	-	0°
inch	Nom.	0.0433	0.004	0.039	0.009	0.008	ı	ı	0.724	0.315	0.020	0.787	0.0197	0.0315	-	_
	Max.	0.0473	0.006	0.041	0.011	0.009	0.008	0.006	0.728	0.319	0.024	0.795	0.0277	0.0355	0.004	8°

32L TSOP2-400mil




Note: Plating thickness spec: 0.3 mil ~ 0.8 mil.

	Training aniewnies spec . vio min . vio min.																		
UNIT	MBOL	A	A 1	A2	ъ	b 1	с	c1	D	Е	El	e	L	Ll	L2	R	R1	ZD	Y
	Min.	_	0.05	0.95	0.30	0.30	0.12	0.10	20.82	11.56	10.03		0.40			0.12	0.12		_
mm	Nom.	_	0.10	1.00	_	0.40	_	0.127	20.95	11.76	10.16	bsc	0.50	0.25 bsc	0.8 ref	_	_	0.95 ref	
	Max.	1.20	0.15	1.05	0.52	0.45	0.21	0.16	21.08	11.96	10.29		0.60	000	101	0.25	_		0.10
	Min.	_	0.002	0.037	0.012	0.012	0.005	0.004	0.820	0.455			0.016			0.005	0.005		
inch	Nom.	_	0.004	0.039	_	0.016	_	0.005	0.825	0.463	0.400	DSC	0.020	dsc rei		_	_	0.037 ref	_
M	Max.	0.047	0.006	0.042	0.020	0.018	0.008	0.006	0.830	0.471	0.405		0.024			0.010	_		0.004





32L PDIP-600mil



Note: Plating thickness spec : $0.3 \text{ mil} \sim 0.8 \text{ mil}$.

UNIT	MBOL	A1	A2	В	Bl	c	D	Е	El	e	eВ	L	s	Ql
	Min. 0		3.785	0.330	1.143		41.783				16.002	3.048	1.651	1.651
mm	Nom.	-	3.912	0.457	1.270	0.254	41.910	15.240	13.818	(IIP)	16.510	3.302	1.905	1.778
	Max.	-	4.039	0.584	1.397		42.037				17.018	3.556	2.159	1.905
	Min.	0.010	0.149	0.013	0.045	0.006	1.645	0.590	0.540		0.630	0.120	0.065	0.065
inch	Nom.	-	0.154	0.018	0.050	0.010	1.650	0.600	0.544	0.100 (TYP)	0.650	0.130	0.075	0.070
	Max.	-	0.159	0.023	0.055	0.014	1.655	0.610	0.548	(- 11)	0.670	0.140	0.085	0.075