



Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Issue Date</u>	<u>Remark</u>
1.0	New issue (65nm process)	May. 27, 2015	
2.0	Add test conditions in AC Characteristics	Sep. 06, 2016	



Low Power Pseudo SRAM

1M word x 16 bit

CS26LV16163C

Product Description	1
Features	1
Product Family.....	1
Pin Configuration	2
Functional Block Diagram.....	2
Pin Description	3
Truth Table.....	3
Absolute Maximum Ratings	4
DC Electrical Characteristics (TA = -40 to + 85°C , V _{CC} = 2.6~3.6V)	4
Capacitance ⁽¹⁾ (TA = 25°C, f =1.0 MHz)	5
AC Test Conditions	5
Key to Switching Waveforms	5
AC Characteristics (T _A = -40 to + 85°C, V _{CC} = 2.6V~3.6V).....	6
Write Cycle	7
Page Cycle	9
Low Power Modes	10
Timing waveform power up.....	11
Order Information	11
Package Outline	12

Product Description

The CS26LV16163C is a high performance, high speed, low power pseudo SRAM organized as 1M words by 16 bits and operates from a wide range of 2.6 to 3.6V supply voltage. Advanced DRAM technology and circuit techniques provide both high speed and maximum access time of 70ns in 3.3V operation. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE) and three-state output drivers.

The CS26LV16163C has the page access operation, page size is 16 words, and has a deep power down feature, reducing the power consumption significantly when chip is deselected. The CS26LV16163C is available 48-ball TFBGA package.


Features

- Single power supply voltage of 2.6 to 3.6V
- Direct TTL compatibility for all inputs and outputs.
- Deep power-down mode: Memory cell data invalid.
- Page operation mode
- Page read operation by 16 words.
- Logic compatible with SRAM R/W pin.
- Standby Current
 - Standby 120 uA(Max)
 - Deep power-down standby 20 uA (Max.)
- Access Time
 - /CE1 Access Time: 70ns
 - /OE Access Time: 25ns
 - Page Access Time: 25ns

Product Family


Part No.	Operating Temp	V _{CC} Range	Speed	Standby (ISB, Max.)	Package Type
CS26LV16163C	0~70 °C	2.6~3.6V	70ns	120uA	Dice 48 TFBGA-6x8mm
	-40~85 °C			120uA	

Pin Configuration



48 Ball TFBGA-6x8mm Top View

Functional Block Diagram





Pin Description

Name	Type	Function
A0~A19	input	Address inputs
A0~A3	input	Page Address input
/CE1	input	Chip enables input 1. Low: enable
CE2	input	Chip enable input 2. High: enable, Low: enter power down mode
/WE	input	Write enable input
/OE	input	Output enable input
/LB	input	Lower byte data input/output control pin
/UB	input	Upper byte data input/output control pin
I/O0~I/O15	I/O	Data input/output pins
V _{CC}	Power	Power Supply
V _{SS}	Power	Ground
NC		No connection

Truth Table

MODE	/CE1	CE2	/OE	/WE	/LB	/UB	DQ0~7	DQ8~15	V _{DD} Current
Deep power down	X	L	X	X	X	X	High Z	High Z	
Standby	H	H	X	X	X	X	High Z	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	L	H	H	H	X	X	High Z	High Z	I _{CC}
Read	L	H	L	H	L	L	D _{OUT}	D _{OUT}	I _{CC}
Upper Byte Read					L	H	D _{OUT}	High Z	I _{CC}
Lower Byte Read					H	L	High Z	D _{OUT}	I _{CC}
Write	L	H	X	L	L	L	D _{IN}	D _{IN}	I _{CC}
Upper Byte Write					L	H	D _{IN}	Invalid	I _{CC}
Lower Byte Write					H	L	Invalid	D _{IN}	I _{CC}

Note: X means don't care. (Must be low or high state)

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{CC}	Voltage of V _{CC} supply relative to V _{SS}	-0.2 to V _{CC} +0.3	V
V _{IN} , V _{OUT}	Voltage at any pin relative to V _{SS}	-0.2 to V _{CC} +0.3	V
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (TA = -40 to + 85°C , V_{CC} = 2.6~3.6V)

Parameter Name	Parameter	Test Conduction	MIN	TYP	MAX	Unit
V _{IL}	Input Low Voltage ⁽¹⁾		-0.2		0.2*V _{CC}	V
V _{IH}	Input High Voltage ⁽¹⁾		0.8*V _{CC}		V _{CC} +0.2	V
I _{IL}	Input Leakage Current	V _{CC} =MAX, V _{IN} =0 to V _{CC}	-1		1	uA
I _{OL}	Output Leakage Current	V _{CC} =MAX, /CE1=V _{IN} , or /OE=V _{IN} , V _{IO} =0V to V _{CC}	-1		1	uA
V _{OL}	Output Low Voltage	V _{CC} =MAX, I _{OL} = 2mA			0.2*V _{CC}	V
V _{OH}	Output High Voltage	V _{CC} =MIN, I _{OH} = -1mA	0.8*V _{CC}			V
I _{CC1}	Operating Power Supply Current	Cycle time=1us, I _{IO} =0mA, 100% duty, /CE1 ≤ 0.2V, CE2 ≥ V _{CC} -0.2V, V _{IN} ≤ 0.2V or V _{IN} ≥ V _{CC} -0.2V			5	mA
I _{CC2}		Cycle time=Min, I _{IO} =0mA, 100% duty, /CE1=V _{IL} , CE2=V _{IH} , V _{IN} =V _{IL} or V _{IH}			25	mA
I _{CCSB1}	Standby Current -CMOS	/CE1 & CE2 ≥ V _{CC} -0.2V, V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤ 0.2V			120	uA
I _{CCSB2}	Deep Power-down Standby Current	CE2 < 0.2V, Other inputs = 0 ~ VDDQ (Max. condition : VDD=3.6V @ 85oC)			20	uA

1. V_{IH}(Max) V_{CC}+1.0V with 10ns pulse width, V_{IL}(Min)-1.0V with 10ns pulse width

Capacitance ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit
C _{IN}	Input Capacitance	V _{IN} =0V	8	pF
C _{DO}	Input /Output Capacitance	V _{I/O} =0V	10	pF

This parameter is guaranteed and not tested.

AC Test Conditions

Input Pulse Levels	V _{CC} /0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5V _{CC}





FIGURE 2

Key to Switching Waveforms

Waveform	Inputs	Outputs
	Must be standby	Must be standby
	May change for H to L	Will be change from H to L
	May change for L to H	May change for L to H
	Don't care any change permitted	Change state unknown
	Does not apply	Center line is high impedance "OFF" state


AC Characteristics (T_A = -40 to + 85°C, V_{CC}= 2.6V~3.6V)

Read cycle


Parameter Name	Name	70		Unit
		Min	Max	
Read cycle time	t _{RC}	70	10k	ns
Address access time	t _{AA}	-	70	ns
Chip enable access time (/CE1)	t _{ACS}	-	70	ns
Output enable to output valid (/OE)	t _{OE}	-	25	ns
Byte enable access time	t _{BA}	-	25	ns
Output hold from address change	t _{OH}	5	-	ns
Chip enable to output in low Z (/CE1)	t _{LZ} *	10	-	ns
Output enable to output in low Z (/OE)	t _{OLZ} *	0	-	ns
Byte enable to output in low Z	t _{BLZ} *	0	-	ns
Chip disable to output in High Z (/CE1)	t _{HZ} *	0	20	ns
Output disable to output in High Z (OE)	t _{OHZ} *	0	20	ns
Byte disable to output in High Z	t _{BHZ} *	0	20	ns

*These parameters are sampled and are not 100% tested

Read Cycle 1: /CE1 =VIL, /WE =VIH



Read Cycle 2: /WE = VIH




Write Cycle


Parameter Name	Name	70		Unit
		Min	Max	
Write cycle time	t _{WC}	70	10k	ns
Byte enable to end of write	t _{BW}	60	-	ns
Address valid to end of write	t _{AW}	60	-	ns
Chip select to end of write	t _{CW}	60	-	ns
Data set up time	t _{DW}	20	-	ns
Data hold time	t _{DH}	0	-	ns
Write pulse width	t _{WP}	50	-	ns
Address set up time	t _{AS}	0	-	ns
Write recovery time(/WE)	t _{WR}	0	-	ns
/WE high to output low Z	t _{OW*}	5	-	ns
/CE1 low to output low Z	t _{LZ*}	-5	-	ns
/OE high to output high Z	t _{OHZ*}	-	15	ns
Write to output high Z	t _{WHZ*}	-	20	ns

*These parameters are sampled and are not 100% tested

Write Cycle 1: /LB & /UB control




Write Cycle 2: /WE control



Page Cycle

Parameter Name	Name	Min.	Max.	Unit
Max. cycle time	t_{MRC}	-	10k	ns
Page mode cycle time	t_{PC}	25	-	ns
Page mode address access time	t_{PAA}		25	ns

Page read cycle (1) ($CE2=/we=V_{IH}$, 8 Words access)




*(read cycle)

1. t_{HZ} , t_{BHZ} , t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

2. Do not access device with cycle timing shorter than t_{RC} for continuous periods >10 μ s.

Page read cycle (2) (CE2=/we=V_{IH}, 16 Words access)




*(read cycle)

1. t_{HZ} , t_{BHZ} , t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

2. Do not access device with cycle timing shorter than t_{RC} for continuous periods >10 μ s.

Low Power Modes

Deep power down mode entry/exit




*(Deep power down)

During deep power down mode, all refresh related activity is disabling.

Parameter Name	Name	Min.	Max.	Unit
t _{zcs}	CE2 low to /CE1 low	0	-	ns
t _{cszz}	/CE1 high to CE2 high	0	-	ns
t _R	Operation recovery time	200	-	ns
t _{zpz}	CE2 pulse width	20	-	ns


Timing waveform power up



* After VCC reaches VCC (Min.), wait 200us with /CE1 high, then you get into the normal operation.


Order Information

CS26LV16163C X X X XX





Package Outline

48 ball TFBGA-6x8mm



BALL PITCH $e = 0.75$						
D	E	N	D1	E1	D2	E2
8.0	6.0	48	5.25	3.75	1.375	1.125



NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.
4. TOLERANCES:
 LINEAR : X.X = ±0.1
 X.XX = ±0.05
 X.XXX = ±0.025