



# Low Power Pseudo SRAM

2 M Word x 16 bit

CS26LV32163C

---

## Revision History

| <u>Rev. No.</u> | <u>History</u>                           | <u>Issue Date</u> | <u>Remark</u> |
|-----------------|--|-------------------|---------------|
| 1.0             | New Issue (65nm process)                 | May, 27, 2015     |               |
| 2.0             | Add test condition in AC Characteristics | Sep., 06, 2016    |               |



# Low Power Pseudo SRAM

2 M Word x 16 bit

**CS26LV32163C**

---

|  |    |
|--|----|
| Product Description .....  | 1  |
| Features .....   | 1  |
| Product Family.....  | 1  |
| Pin Configuration .....  | 2  |
| Functional Block Diagram.....  | 3  |
| Pin Descriptions.....  | 4  |
| Truth Table.....   | 4  |
| Absolute Maximum Ratings <sup>(1)</sup> .....  | 5  |
| DC Electrical Characteristics (T <sub>A</sub> = -40 to + 85°C, V <sub>DD</sub> = 2.6V~3.6V).....               | 5  |
| AC Test Conditions .....   | 6  |
| Key to Switching Waveforms .....   | 6  |
| AC Characteristics<Read cycle& Write Cycle> (T <sub>A</sub> = -40 to + 85°C, V <sub>DD</sub> = 2.6V~3.6V)..... | 7  |
| DEEP POWER-DOWN TIMING .....   | 10 |
| POWER_ON TIMING .....  | 10 |
| Order Information .....  | 10 |
| Package Outline .....  | 11 |

### Product Description

The CS26LV32163C is a 32M-bit PSRAM organized as 2Mwords by 16 bits. It provides high density, high speed and low power. The device also features SRAM-like W/R timing whereby the device is controlled by /CE, /OE and /WE on asynchronous. The device has the page access operation. Page size is 16 words. The device also supports deep power-down mode, realizing low-power standby. The CS26LV32163C is available die form and 48-Ball TFBGA package.


### Features

- Single power supply voltage of 2.6 to 3.6V
- Direct TTL compatibility for all inputs and outputs.
- Deep power-down mode: Memory cell data invalid.
- Page operation mode
- Page read operation by 16 words.
- Logic compatible with SRAM R/W pin.
- Standby Current
  - Standby 120 uA(Max)
  - Deep power-down standby 20uA(Max.)
- Access Time
  - /CE1 Access Time: 70ns
  - /OE Access Time: 25ns
  - Page Access Time: 25ns

### Product Family


| Part No.     | Operating Temp | V <sub>DD</sub> . Range | Speed | Standby (ISB, Max.) | Package Type                     |
|--------------|----------------|-------------------------|-------|---------------------|----------------------------------|
| CS26LV32163C | 0~70°C         | 2.6~3.6V                | 70ns  | 120uA               | Dice                             |
|              | -40~85°C       |                         |       | 120uA               | 48 TFBGA-6x7mm<br>48 TFBGA-6x8mm |

### Pin Configuration



48 ball TFBGA- Top View

### Functional Block Diagram





# Low Power Pseudo SRAM

2 M Word x 16 bit

CS26LV32163C

## Pin Descriptions

| Name             | Type  | Function   |
|------------------|-------|--|
| A0~A20           | input | Address input  |
| A0~A3            | input | Page Address input   |
| /CE1             | input | Chip Enable Input1, Low : Enable                             |
| CE2              | input | Chip Enable Input2, High: Enable, Low: Enter Power Down mode |
| /WE              | input | Write Enable input, Low :Enable                              |
| /OE              | input | Output Enable input, Low :Enable                             |
| /LB              | input | Lower byte write control                                     |
| /UB              | input | Upper byte write control                                     |
| DQ0~DQ15         | I/O   | Data inputs/outputs  |
| V <sub>DD</sub>  | Power | Device Power supply  |
| V <sub>SS</sub>  | Power | V <sub>SS</sub> must be connected ground                     |
| V <sub>DDQ</sub> | Power | I/O Power supply   |
| V <sub>SSQ</sub> | Power | V <sub>SSQ</sub> must be connected ground                    |
| NC               |       | Not Connection   |

## Truth Table

| MODE             | /CE1 | CE2 | /OE | /WE | /LB | /UB | DQ0~7            | DQ8~15           | V <sub>DD</sub><br>Current             |
|------------------|------|-----|-----|-----|-----|-----|------------------|------------------|--|
| Deep power down  | X    | L   | X   | X   | X   | X   | High Z           | High Z           |  |
| Standby          | H    | H   | X   | X   | X   | X   | High Z           | High Z           | I <sub>CCSB</sub> , I <sub>CCSB1</sub> |
| Output Disabled  | L    | H   | H   | H   | X   | X   | High Z           | High Z           | I <sub>CC</sub>                        |
| Read             | L    | H   | L   | H   | L   | L   | D <sub>OUT</sub> | D <sub>OUT</sub> | I <sub>CC</sub>                        |
| Upper Byte Read  |      |     |     |     | L   | H   | D <sub>OUT</sub> | High Z           | I <sub>CC</sub>                        |
| Lower Byte Read  |      |     |     |     | H   | L   | High Z           | D <sub>OUT</sub> | I <sub>CC</sub>                        |
| Write            | L    | H   | X   | L   | L   | L   | D <sub>IN</sub>  | D <sub>IN</sub>  | I <sub>CC</sub>                        |
| Upper Byte Write |      |     |     |     | L   | H   | D <sub>IN</sub>  | Invalid          | I <sub>CC</sub>                        |
| Lower Byte Write |      |     |     |     | H   | L   | Invalid          | D <sub>IN</sub>  | I <sub>CC</sub>                        |

Note: X means don't care. (Must be low or high state)

### Absolute Maximum Ratings <sup>(1)</sup>

| Symbol                             | Parameter   | Rating                        | Unit |
|------------------------------------|---|-------------------------------|------|
| V <sub>DD</sub>                    | Voltage of V <sub>DD</sub> supply relative to V <sub>SS</sub> | -0.2 to V <sub>DDQ</sub> +0.3 | V    |
| V <sub>IN</sub> , V <sub>OUT</sub> | Voltage at any pin relative to V <sub>SS</sub>                | -0.2 to V <sub>DDQ</sub> +0.3 | V    |
| T <sub>STG</sub>                   | Storage Temperature   | -65 to +150                   | °C   |
| P <sub>T</sub>                     | Power Dissipation   | 1.0                           | W    |

1. Stresses greater than those listed above "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC Electrical Characteristics (TA = -40 to + 85°C, V<sub>DD</sub> = 2.6V~3.6V)

| Parameter Name     | Parameter                         | Test Conduction  | MIN                  | TYP <sup>(1)</sup> | MAX                   | Unit |
|--------------------|-----------------------------------|--|----------------------|--------------------|-----------------------|------|
| V <sub>IL</sub>    | Input Low Voltage <sup>(2)</sup>  |  | -0.2                 |                    | 0.2*V <sub>DDQ</sub>  | V    |
| V <sub>IH</sub>    | Input High Voltage <sup>(3)</sup> |  | 0.8*V <sub>DDQ</sub> |                    | V <sub>DDQ</sub> +0.2 | V    |
| I <sub>IL</sub>    | Input Leakage Current             | V <sub>DD</sub> =MAX, V <sub>IN</sub> =V <sub>SS</sub> to V <sub>DDQ</sub>   | -1                   |                    | 1                     | uA   |
| I <sub>OL</sub>    | Output Leakage Current            | V <sub>DD</sub> =MAX, /CE1=V <sub>IN</sub> , or /OE=V <sub>IN</sub> , V <sub>IO</sub> =0V to V <sub>DDQ</sub>  | -1                   |                    | 1                     | uA   |
| V <sub>OL</sub>    | Output Low Voltage                | V <sub>DD</sub> =MAX, I <sub>OL</sub> = 0.5mA  |                      |                    | 0.2*V <sub>DDQ</sub>  | V    |
| V <sub>OH</sub>    | Output High Voltage               | V <sub>DD</sub> =MIN, I <sub>OH</sub> = -0.5mA   | 0.8*V <sub>DDQ</sub> |                    |                       | V    |
| I <sub>CC1</sub>   | Operating Power Supply Current    | Cycle time=1us, I <sub>IO</sub> =0mA, 100% duty, /CE1 ≤ 0.2V, CE2 ≥ V <sub>DDQ</sub> -0.2V, V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>DDQ</sub> -0.2V |                      |                    | 5                     | mA   |
| I <sub>CC2</sub>   |                                   | Cycle time=Min, I <sub>IO</sub> =0mA, 100% duty, /CE1=V <sub>IL</sub> , CE2=V <sub>IH</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>              |                      |                    | 25                    | mA   |
| I <sub>CCSB1</sub> | Standby Current -CMOS             | /CE1 & CE2 ≥ V <sub>DDQ</sub> -0.2V, V <sub>IN</sub> ≥ V <sub>DDQ</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V  |                      |                    | 120                   | uA   |
| I <sub>CCSB2</sub> | Deep Power-down Standby Current   | CE2 < 0.2V, Other inputs = 0 ~ V <sub>DDQ</sub><br>(Max. condition : V <sub>DD</sub> =3.6V @ 85oC)   |                      |                    | 20                    | uA   |

1. Typical characteristics are at TA = 25°C.

2. Undershoot: -1.0V in case of pulse width  $\leq 20ns$
3. Overshoot:  $V_{CC} + 1.0V$  in case of pulse width  $\leq 20ns$
4. Undershoot and overshoot are sampled, not 100% tested

Capacitance <sup>(1)</sup> ( $T_A = 25^\circ C$ ,  $f = 1.0$  MHz)

| Symbol    | Parameter          | Conditions   | MAX. | Unit |
|-----------|--------------------|--------------|------|------|
| $C_{IN}$  | Input Capacitance  | $V_{IN}=0V$  | 8    | pF   |
| $C_{OUT}$ | Output Capacitance | $V_{OUT}=0V$ | 10   | pF   |

1. This parameter is sampled periodically and is not 100% tested

### AC Test Conditions


Test Conditions (Test Load and Test Input/output Reference)

Input Pulse Level :  $0.2V$  to  $V_{DDQ}-0.2V$

Input Rise and Fall Time : 5ns





Input and Output reference Voltage :  $V_{DDQ} / 2$

Output Load (See right) :  $CL^{(1)} = 30pF$



1. Including scope and Jig capacitance

### Key to Switching Waveforms

| Waveform  | Inputs                          | Outputs                    |
|---|---------------------------------|----------------------------|
|  | Must be standby                 | Must be standby            |
|  | May change for H to L           | Will be change from H to L |
|  | May change for L to H           | May change for L to H      |
|  | Don't care any change permitted | Change state unknown       |




|   |                |   |
|---|----------------|---|
|  | Does not apply | Center line is high impedance "OFF" state |
|---|----------------|---|

### AC Characteristics<Read cycle& Write Cycle> (T<sub>A</sub> = -40 to + 85°C, V<sub>DD</sub>= 2.6V~3.6V)


| Parameter Name                          | Name             | 70  |        | Unit |
|---|------------------|-----|--------|------|
|   |                  | Min | Max    |      |
| Read cycle time                         | t <sub>RC</sub>  | 70  | 10,000 | ns   |
| Page mode Maximum cycle time            | t <sub>MRC</sub> | -   | 10,000 | ns   |
| Address access time                     | t <sub>AA</sub>  | -   | 70     | ns   |
| Page Address Access Time                | T <sub>PAA</sub> |     | 25     | ns   |
| Chip enable access time (/CE1)          | t <sub>CO</sub>  | -   | 70     | ns   |
| Output enable to output valid (/OE)     | t <sub>OE</sub>  | -   | 25     | ns   |
| Byte enable access time                 | t <sub>BA</sub>  | -   | 25     | ns   |
| Output data hold time                   | t <sub>OH</sub>  | 5   | -      | ns   |
| Page mode output data hold time         | t <sub>AOH</sub> | -   | 25     | ns   |
| Chip enable to output in low Z (/CE1)   | t <sub>COE</sub> | 10  | -      | ns   |
| Output enable to output in low Z (/OE)  | t <sub>OEE</sub> | 0   | -      | ns   |
| Byte enable to output in low Z          | t <sub>BE</sub>  | 0   | -      | ns   |
| Chip disable to output in High Z (/CE1) | t <sub>OD</sub>  | -   | 20     | ns   |
| Output disable to output in High Z (OE) | t <sub>ODO</sub> | -   | 20     | ns   |
| Byte disable to output in High Z        | t <sub>BD</sub>  | -   | 20     | ns   |
| Write cycle time                        | t <sub>WC</sub>  | 70  | 10,000 | ns   |
| Byte enable to end of write             | t <sub>BW</sub>  | 60  | -      | ns   |
| Address valid to end of write           | t <sub>AW</sub>  | 60  | -      | ns   |
| Chip select to end of write             | t <sub>CW</sub>  | 60  | -      | ns   |
| Data set up time                        | t <sub>DS</sub>  | 20  | -      | ns   |
| Data hold time                          | t <sub>DH</sub>  | 0   | -      | ns   |
| Write pulse width                       | t <sub>WP</sub>  | 50  | -      | ns   |
| Address set up time                     | t <sub>AS</sub>  | 0   | -      | ns   |
| Write recovery time(/WE)                | t <sub>WR</sub>  | 0   | -      | ns   |
| /WE high to output low Z                | t <sub>OEW</sub> | 0   | -      | ns   |
| /WE low to output high Z                | t <sub>ODW</sub> | -   | 20     | ns   |
| Chip enable high pulse width            | t <sub>CEH</sub> | 10  |        | ns   |
| Write enable high pulse width           | t <sub>WEH</sub> | 6   | -      | ns   |
| CE2 set –up time                        | t <sub>CS</sub>  | 0   | -      | ns   |
| CE2 hold time                           | t <sub>CH</sub>  | 300 | -      | ns   |

|                        |           |    |   |    |
|------------------------|-----------|----|---|----|
| CE2 pulse width        | $t_{DPD}$ | 10 | - | ns |
| CE2 hold from /CE1     | $t_{CHC}$ | 0  | - | ns |
| CE2 hold from power on | $t_{CHP}$ | 30 | - | ns |

### TIMING DIAGRAMS<READ CYCLE>



### PAGE READ CYCLE (16 words access)




\*(read cycle)


1.  $t_{HZ}$ ,  $t_{BHZ}$ ,  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

2. Do not access device with cycle timing shorter than  $t_{RC}$  for continuous periods  $>10\mu s$

## WRITE CYCLE (1) (/WE controlled)




## WRITE CYCLE (2) (/CE1 controlled)




**NOTES**

1. AC measurement are assumed  $t_r, t_f = 5ns$ .
2. Parameters  $t_{OD}, t_{ODO}, t_{BD}$  and  $t_{ODW}$  define the time at which the output goes the open condition and are not output voltage reference levels.
3. Data cannot be retained at deep power-down stand-by mode.
4. If /OE is high during the write cycle, the outputs will remain at high impedance.
5. During the output state of DQ signals, input signals of reverse polarity must not be applied.
6. If /CE1 or /LB&/UB goes LOW coincident with or after /WE goes LOW, the outputs will remain at high impedance.
7. If /CE1 or /LB&/UB goes HIGH coincident with or before /WE goes HIGH, the outputs will remain at high impedance.
8. Do not access device with cycle timing shorter than  $t_{WC}$  for continuous periods > 10us.

### DEEP POWER-DOWN TIMING




### POWER\_ON TIMING



### Order Information


CS26LV32163C X X X XX



Note: Package material code "P" meets RoHS

### Package Outline


48 ball TFBGA-6x7mm





NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.
4. TOLERANCES:  
 LINEAR : X.X ±0.1  
           X.XX ±0.05  
           X.XXX ±0.025

48 ball TFBGA-6x8mm



| BALL PITCH $c = 0.75$ |     |    |      |      |       |       |
|-----------------------|-----|----|------|------|-------|-------|
| D                     | E   | N  | D1   | E1   | D2    | E2    |
| 8.0                   | 6.0 | 48 | 5.25 | 3.75 | 1.375 | 1.125 |



**NOTES:**

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.
4. TOLERANCES:  
 LINEAR: X.X = ±0.1  
 X.XX = ±0.05  
 X.XXX = ±0.025