

512k Word By 16 bit

CS16LV82923

		Cover	Sheet and Revision Status	
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0	_	Aug. 17, 2016	New issue	Hank Lin
2.0	20200019	Dec. 29, 2020	Revise ICC (operating current) 45ns- 30mA, 55ns- 30mA, 70ns- 20mA	Hank Lin
3.0	20240001	Jan.242024	1. Revise ICC (operating current) 45ns- 25mA, 55ns- 25mA, 70ns- 15mA 2. Revise I <sub>CCSB1</sub> & Iccdr: 15uA (max.)	Hank Lin



## 512k Word By 16 bit

## CS16LV82923

PRODUCT DESCRIPTION	1
FEATURES	1
PRODUCT FAMILY	1
PIN CONFIGURATIONS	2
FUNCTIONAL BLOCK DIAGRAM	2
PIN DESCRIPTIONS	3
TRUTH TABLE	4
ABSOLUTE MAXIMUM RATINGS (1)	4
DC ELECTRICAL CHARACTERISTICS (TA = 0~+70 $^{\circ}$ C / -40 $^{\circ}$ C ~+85 $^{\circ}$ C, VCC = 3.0V)	5
OPERATING RANGE	5
CAPACITANCE (1) (TA = $25^{\circ}$ C, f = 1.0 MHz)	6
DATA RETENTION CHARACTERISTICS (TA = 0~70°C / -40°C~85°C)	6
KEY TO SWITCHING WAVEFORMS	7
AC TEST LOADS	7
AC ELECTRICAL CHARACTERISTICS (TA = $0\sim70^{\circ}$ C / $-40^{\circ}$ C $\sim85^{\circ}$ C, VCC = 3.0V)	8
SWITCHING WAVEFORMS (READ CYCLE)	9
AC ELECTRICAL CHARACTERISTICS (TA = $0\sim70^{\circ}$ C / $-40^{\circ}$ C $\sim+85^{\circ}$ C, VCC = 3.0V)	10
SWITCHING WAVEFORMS (WRITE CYCLE)	11
ORDER INFORMATION	12
PACKAGE OUTLINE	13



512k Word By 16 bit

CS16LV82923

#### PRODUCT DESCRIPTION

The CS16LV82923 is a high performance, high speed, low power CMOS Static Random Access Memory organized as 524,288 words by 16 bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced 90 nm CMOS technology and circuit techniques provide both high speed and low power features with a Typical CMOS standby current of 4uA and maximum access time of 45/55/70ns in 3V operation. The CS16LV82923 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS16LV82923 is available in JEDEC standard 44L TSOP 2-400mil package.

#### **FEATURES**

Low operation voltage: 2.7 ~ 3.6V

• Ultra low power consumption :

■ operating current: 30mA (Max.) @t<sub>AA</sub>=45ns

• Fast access time: 45/55/70ns (Max.)

Automatic power down when chip is deselected.

• Three state outputs and TTL compatible, fully static operation

Data retention supply voltage as low as 1.5V.


#### PRODUCT FAMILY

Product Family	Operating Temp	Vcc. Range (V)	Speed (ns)	Package Type	
CS161 \/92022	0 ~ 70°C	27 26	45/55/70	44 TSOP 2	
CS16LV82923	-40 ~ 85°C	2.7 ~ 3.6	45/55/70	44 130F 2	

512k Word By 16 bit


CS16LV82923

#### PIN CONFIGURATIONS



44-TSOP2: Top view

#### **FUNCTIONAL BLOCK DIAGRAM**





512k Word By 16 bit

CS16LV82923

#### **PIN DESCRIPTIONS**

Name	Type	Function
A0 ~ A18	Input	19 address inputs for selecting one of the 524,288 x 16 bit words in
710 7110	Прис	the RAM
		/CE is active LOW. Chip enable must be active when data read from
/CE	Input	or write to the device. If chip enable is not active, the device is
702	mpat	deselected and in a standby power mode. The DQ pins will be in
		high impedance state when the device is deselected.
		The Write enable input is active LOW. It controls read and write
	Input	operations. With the chip selected, when /WE is HIGH and /OE is
/WE		LOW, output data will be present on the DQ pins, when /WE is
		LOW, the data present on the DQ pins will be written into the
		selected memory location.
		The output enable input is active LOW. If the output enable is active
/OE	Input	while the chip is selected and the write enable is inactive, data will
/OL	IIIput	be present on the DQ pins and they will be enabled. The DQ pins
		will be in the high impedance state when /OE is inactive.
/LB and /UB	Input	Lower byte and upper byte data input/output control pins.
DQ0~DQ15	I/O	These 16 bi-directional ports are used to read data from or write
DQ0~DQ15	1/0	data into the RAM.
Vcc	Power	Power Supply
Vss	Power	Ground



512k Word By 16 bit

CS16LV82923

#### TRUTH TABLE

MODE	/CE	/WE	/OE	/LB	/UB	DQ0~7	DQ8~15	Vcc Current
Fully Standby	Н	Х	Х	X	Χ	High Z	High Z	Iccsb, Iccsb1
Output Disabled	L	Н	Н	Х	Χ	High Z	High Z	Icc
				L	L	Dout	Dout	Icc
Read	L	Н	L	Н	L	High Z	Dout	Icc
				Ш	Ι	Douт	High Z	Icc
				L	L	DIN	DIN	Icc
Write	L	L	Х	Η	L	High Z	Din	Icc
				L	Н	D <sub>IN</sub>	High-Z	Icc

## **ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Parameter	Rating	Unit
Vin , Vout	Voltage on Any Pin Relative to Vss	-0.5 to Vcc+0.5V	V
Vcc	Voltage on Vcc supply Relative to Vss	-0.5 to 4.6	٧
T <sub>A</sub>	Operating Temperature	-40 to +85	oC
PD	Power Dissipation	1.0	W

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



512k Word By 16 bit

CS16LV82923

# DC ELECTRICAL CHARACTERISTICS (TA = $0 \sim +70 \, ^{\circ} \ / \ -40 \, ^{\circ} \sim +85 \, ^{\circ} \ )$ , VCC = 3.0V)

Parameter Name	Parameter	Test Conduction		MIN	TYP	MAX	Unit
VıL	Guaranteed Input Low Voltage <sup>(1)</sup>	Vcc=3V		<b>-</b> 0.3 <sup>(2)</sup>		0.8	٧
ViH	Guaranteed Input High Voltage <sup>(1)</sup>	Vcc=3V		2.2		V <sub>CC</sub> + 0.3 <sup>(2)</sup>	V
I <sub>IL</sub>	Input Leakage Current	V <sub>CC</sub> =MAX, V <sub>IN</sub> =0 to V <sub>CC</sub>		-1		1	uA
loL	Output Leakage Current	Vcc=MAX, /CE=V <sub>IH</sub> , or /OE=V <sub>IH</sub> , V <sub>IO</sub> =0V to V <sub>CC</sub>		-1		1	uA
Vol	Output Low Voltage	Vcc=MAX, IoL = 2 mA				0.4	V
Vон	Output High Voltage	Vcc=MIN, IoH = -1mA		2.4			V
	Operating Dawer	/OF=\/:	45ns			25	
Icc	Operating Power					25	mA
	Supply Current	Input e (1) $V_{CC}=3V$ $-0.3^{(2)}$ $0.8$ Input e (1) $V_{CC}=3V$ $2.2$ $V_{CC}+$ $0.3^{(2)}$ age $V_{CC}=MAX$ , $V_{IN}=0$ to $V_{CC}$ $-1$ $1$ $2$ $2$ $2$ $2$ $2$ $2$ $2$ $2$ $2$ $2$					
Іссѕв	Standby Supply -TTL	/CE=V <sub>IH</sub> , I <sub>DQ</sub> =0mA,				0.5	mA
Iccs <sub>B1</sub>	Standby Current-CMOS		—- ).2V or			15	uA

<sup>1.</sup> Overshoot: Vcc+2.0V in case of pulse width ≤20ns,

Undershoot:-2.0V in case of pulse width≤20ns

Overshoot and undershoot are sampled, not 100% tested.

2.  $Fmax = 1/t_{RC}$ 

### **OPERATING RANGE**

Range	Ambient Temperature	Vcc
Commercial	0~70°C	2.7V ~ 3.6V
Industrial	-40~85°C	2.7V ~ 3.6V



512k Word By 16 bit

CS16LV82923

## **CAPACITANCE** (1) (TA = 25°C, f = 1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit
CIN	Input Capacitance	V <sub>IN</sub> =0V	6	pF
CDQ	Input/output Capacitance	V <sub>I/O</sub> =0V	8	pF


<sup>1.</sup> This parameter is guaranteed and not 100% tested.

### DATA RETENTION CHARACTERISTICS (TA = 0~70°C / -40°C~85°C)

Parameter Name	Parameter	Test Conduction	MIN	ТҮР	MAX	Unit
VdR	Vcc for Data Retention	/CE≧Vcc-0.2V, Vın≧	1.5			V
	VCC 101 Data Netermon	Vcc-0.2V or Vın≦0.2V	1.0			V
ICCDR	/CE≧V <sub>CC</sub> -0.2V, V <sub>CC</sub> =1.5V				4.5	
	Data Retention Current	V <sub>IN</sub> ≧V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≦0.2V			15	uA
tsdr	Chip Deselect to Data		0			ns
LODK	Retention Time	See Retention Waveform	)			110
t <sub>RDR</sub>	Operation Recovery	See Retention Wavelonn	t <sub>RC</sub>			ns
IKUK	Time		(1)		15	118

<sup>1.</sup>  $t_{RC}$  (2) = Read Cycle Time.

#### LOW Vcc DATA RETENTION WAVEFORM (1) (/CE Controlled)






512k Word By 16 bit

CS16LV82923

#### LOW Vcc DATA RETENTION WAVEFORM (2 (/UB, /LB Controlled)



#### **KEY TO SWITCHING WAVEFORMS**

WAVEFORMS	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
$\longrightarrow \longleftarrow$	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

#### **AC TEST LOADS**

Input Pulse Level: 0.4 to 2.4V Input Rise and Fall Time: 5ns


Input and Output reference Voltage : 1.5V Output Load (See right) : CL = 100pF+ 1 TTL

 $CL^{1)} = 30pF + 1 TTL$ 

Including scope and Jig capacitance

2. R<sub>1</sub>=3070 ohm, R<sub>2</sub>=3150 ohm

3. V<sub>TM</sub>=2.8V





512k Word By 16 bit

CS16LV82923


## AC ELECTRICAL CHARACTERISTICS (TA = 0~70° / -40° ~85°, VCC = 3.0V)

#### < READ CYCLE >


JEDEC Parameter			45	ns	55ns		70ns		
Name	Name	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>ax</sub>	t <sub>RC</sub>	Read Cycle Time	45		55		70		ns
tavqv	taa	Address Access Time		45		55		70	ns
t <sub>ELQV</sub>	tco	Chip Select Access Time (/CE)	45			55		70	ns
t <sub>BA</sub>	<b>t</b> BA	Data Byte Control Access Time (/LB, /UB)		45		55		70	ns
tGLQV	toe	Output Enable to Output Valid		22		25		35	ns
t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Select to Output Low Z (/CE)	10		10		10		ns
t <sub>BE</sub>	t <sub>BLZ</sub>	Data Byte Control to Output Low Z (/LB, /UB)	5		5		5		ns
tGLQX	tolz	Output Enable to Output in Low Z	5		5		5		ns
t <sub>EHQZ</sub>	t <sub>HZ</sub>	Chip Deselect to Output in High Z (/CE)		18		20		25	ns
t <sub>BDO</sub>	tвнz	Data Byte Control to Output High Z (/LB, /UB)		18		20		25	ns
tgнqz	tонz	Output Disable to Output in High Z		18		20		25	ns
taxox	tон	Out Disable to Address Change	10		10		10		ns

## SWITCHING WAVEFORMS (READ CYCLE)

#### READ CYCLE 1. (Address Controlled, /CE=/OE=VIL, /UB or/and /LB=VIL)



#### READ CYCLE 2. (/WE=VIH)



- 1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition,  $t_{HZ}$  (Max.) is less than  $t_{LZ}$  (Min.) both for a given device and from device to device interconnection.



512k Word By 16 bit

CS16LV82923

## AC ELECTRICAL CHARACTERISTICS (TA = 0~70°C / -40°C~+85°C, VCC = 3.0V)

#### < WRITE CYCLE >


JEDEC	Parameter	Description	45ns		55ns		70ns		Unit
Name	Name	Description	Min	Max	Min	Max	Min	Max	Offic
t <sub>AVAX</sub>	twc	Write Cycle Time	45		55		70		ns
t <sub>E1LWH</sub>	tcw	Chip Select to End of Write	35		45		60		ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	0		0		0		ns
tavwh	t <sub>AW</sub>	Address Valid to End of Write	35		45		60		ns
tww	twp	Write Pulse Width	35		45		55		ns
twhax	t <sub>WR</sub>	Write Recovery Time (/CE, /WE)	0		0		0		ns
t <sub>BW</sub>	t <sub>BW</sub>	Data Byte Control to End of Write(/LB, /UB)	35		45		60		ns
twLQZ	twnz	Write to Output in High Z		18		20		25	ns
t <sub>DVWH</sub>	t <sub>DW</sub>	Data to Write Time Overlap	25		25		30		ns
twhox	tон	Data Hold from Write Time	0		0		0		ns
t <sub>WHOX</sub>	t <sub>OW</sub>	End of Write to Output Active	5		5		5		ns

512k Word By 16 bit


CS16LV82923

### **SWITCHING WAVEFORMS (WRITE CYCLE)**

#### WRITE CYCLE 1. (/WE Controlled)




#### WRITE CYCLE 2. (/CE Controlled)



512k Word By 16 bit


CS16LV82923

#### WRITE CYCLE 3. (/UB, /LB Controlled)



- A write occurs during the overlap(tWP) of low /CE and low /WE. A write begins when /CE goes low and /WE goes low with asserting
  /UB and /LB for double byte operation. A write ends at the earliest transition when /CE goes high and /WE goes high. The t<sub>WP</sub> is
  measured from the beginning of the write to the end of write.
- 2.  $t_{CW}$  is measured from the /CE going low to end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 4. twR is measured from the end or write to the address change. TWR applied in case a write ends as /CE or /WE going high.

#### ORDER INFORMATION





512k Word By 16 bit


CS16LV82923


### **PACKAGE OUTLINE**

#### 44L TSOP2-400mil









SECTION A-A

Note: Plating thickness spec: 0.3 mil ~ 0.8 mil.

UNIT	MBOL	A	A1	A2	b	b1	С	c1	D	Е	E1	е	L	L1	у	Θ
mm	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	ı	0°
	Nom.	1.10	0.10	1.00	ı	ı	ı	ı	18.41	10.16	11.76	0.80	0.50	0.80	ı	_
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
inch	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	1	0°
	Nom.	0.0433	0.004	0.039	ı	ı	ı	-	0.725	0.400	0.463	0.0315	0.0197	0.0315	ı	-
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°