

CS18FS8192W

| 版別 | DCC | 生效日 | 變更說明 | 發行人 |
|--------|----------|---------------|---|--------------|
| (Rev.) | No | (Eff. Date) | (Change Description) | (Originator) |
| 1.0 | | Apr.15,2014 | New issue | Hank Lin |
| 2.0 | | Nov. 8, 2021 | Revise "Chiplus reserves the right to change product or specification without notice" to "Chiplus reserves the right to change product or specification after approving by customer." | Hank Lin |
| 3.0 | 20240007 | May. 23, 2024 | Delete 5V products | Hank Lin |
| | | | tWR from 0ns to 1.5ns | |

Rev. 4.0



CS18FS8192W

| GENERAL DESCRIPTION | 1 |
|---|--|
| FEATURES | 1 |
| Order Information | 2 |
| PIN CONFIGURATIONS | 3 |
| FUNCTIONAL BLOCK DIAGRAM | 4 |
| Absolute Maximum Ratings* | 4 |
| Recommended DC Operating Conditions*(T _A =0 to 70°C) | 5 |
| DC and Operating Characteristics*(T _A =0 to 70°C) | 5 |
| Capacitance*(T _A = 25°C, f= 1.0MHz) | 6 |
| Test Conditions* | 6 |
| Functional Description (x8 Mode) | 7 |
| Functional Description (x16 Mode) | 8 |
| Data Retention Characteristics*(T _A =0 to 70°C) | 8 |
| Data Retention Wave form | 9 |
| Read Cycle* | 9 |
| Write Cycle* | 10 |
| Timing Diagram | 11 |
| Timing Waveform of Read Cycle (1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, | $\overline{WE} = V_{IH}, \overline{UB},$ |
| $\overline{LB} = V_{IL} **)$ | 11 |
| Timing Waveform of Read Cycle (2) (\overline{WE} =VIH) | 12 |
| Timing Waveform of Write Cycle (1) (\overline{OE} Clock) | 13 |
| Timing Waveform of Write Cycle (2) (\overline{OE} =Low fixed) | 13 |
| Timing Waveform of Write Cycle (3) (\overline{CS} =Controlled) | 14 |
| Timing Waveform of Write Cycle (4) (\overline{UB} , \overline{LB} Controlled) | 14 |
| Package outline dimensions | 15 |

1 Rev. 4.0



CS18FS8192W

GENERAL DESCRIPTION

The CS16FS8192Wand CS18FS8192W are a 8,388,608-bit high-speed Static Random Access Memory organized as 512K(1M) words by 16(8) bits. The CS16FS8192W(CS18FS8192W) uses 16(8) common input and output lines and have an output enable pin which operates faster than address access time at read cycle, And CS16FS8192Wallows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}). The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The CS16FS8192Wand CS18FS8192W are packaged in a 400mil 44-pin TSOP2 and 48FBGA.

FEATURES

- Fast Access Time 8,10,12,15ns(Max)
- CMOS Low Power Dissipation

Standby (TTL): 25mA (Max.)

(CMOS): 15mA (Max.)

Operating: 80mA (8ns, Max..)

: 70mA(10ns ,Max.)

- Wide range (1.65V~3.6V) of Power Supply
- TTL Compatible inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)

 \overline{LB} : I/O₀~I/O₇, UB: I/O₈~I/O₁₅

- Standard 44TSOP2 and 48FBGA Package Pin Configuration for 1Mx8
- Standard 44TSOP2 and 48FBGA Package Pin Configuration for 512Kx16
- Operating in Commercial and Industrial Temperature range.

Rev. 4.0

1



CS18FS8192W

Order Information

| Donaity | Ora | Part Number | | Speed | | Dookogo | Tomp | |
|---------|--------------|--|---------|----------------------|---------|----------|----------------|--|
| Density | Density Org. | Part Number | Vcc (V) | t _{AA} (ns) | toe(ns) | Package | Temp. | |
| | | C\$46F\$9403WCC(I) | 3.3 | 8 | 4 | 44 TSOP2 | | |
| | | CS16FS8192WGC(I)- 08* | 2.5 | 10 | 5 | 44 TSOP2 | | |
| | | 00 | 1.8 | 12 | 6 | 44 TSOP2 | | |
| | | CS16FS8192WHC(I)- 08* | 3.3 | 8 | 4 | 48 FBGA | | |
| | | | 2.5 | 10 | 5 | 48 FBGA | | |
| OMb | E10Kv16 | | 1.8 | 12 | 6 | 48 FBGA | C : Commercial | |
| 8Mb | 512Kx16 | CS16FS8192WGC(I)- 10* CS16FS8192WHC(I)- 10* | 3.3 | 10 | 5 | 44 TSOP2 | I : Industrial | |
| | | | 2.5 | 10 | 5 | 44 TSOP2 | | |
| | | | 1.8 | 12 | 6 | 44 TSOP2 | | |
| | | | 3.3 | 10 | 5 | 48 FBGA | | |
| | | | 2.5 | 10 | 5 | 48 FBGA | | |
| | | 10 | 1.8 | 12 | 6 | 48 FBGA | | |

| Donoity | Ora | Part Number | Speed | | | Dookogo | Temp. | |
|---------|--------------|--|----------------------|----------------------|---------|----------|----------------|--|
| Density | Density Org. | Fait Number | Vcc(V) | t _{AA} (ns) | toe(ns) | Package | remp. | |
| | | | 3.3 | 8 | 4 | 44 TSOP2 | | |
| | | CS18FS8192WGC(I)-08* | 2.5 | 10 | 5 | 44 TSOP2 | | |
| | | | 1.8 | 12 | 6 | 44 TSOP2 | | |
| | | CS18FS8192WHC(I)-08* CS18FS8192WGC(I)-10* | 3.3 | 8 | 4 | 48 FBGA | | |
| | | | CS18FS8192WHC(I)-08* | 2.5 | 10 | 5 | 48 FBGA | |
| 8Mb | 1Mx8 | | 1.8 | 12 | 6 | 48 FBGA | C : Commercial | |
| OIVID | TIVIXO | | 3.3 | 10 | 5 | 44 TSOP2 | l :Industrial | |
| | | | 2.5 | 10 | 5 | 44 TSOP2 | | |
| | | | 1.8 | 12 | 6 | 44 TSOP2 | | |
| | | | 3.3 | 10 | 5 | 48 FBGA | | |
| | | CS18FS8192WHC(I)-10* | 2.5 | 10 | 5 | 48 FBGA | | |
| | | | 1.8 | 12 | 6 | 48 FBGA | | |


^{*}means max. speed



CS18FS8192W

PIN CONFIGURATIONS

44TSOP2-400mil



CS18FS8192(3/5/W)- (1M x 8)

Α0 4⊏ A17 A16 A2 A15 OE АЗ UB 5₽ A4 CS LB I/O0 7 E ⊐% I/O15 1/01 I/O14 37 1/013 I/02 9 F ⊐% I/O12 Vcc Vss 2⊏ Vss ⊐ఴ I/O11 /04 ⊐% I/O10 1/06 ಹೆ⊏ $\neg \otimes$ 1/09 /07 **⊐**29 I/O8 6 □ WE 28 A18 □\2 A14 ≈ ⊏ A6 ⊐% A13 3 ⊏ Α7 20 □25 A12 27 [A8 A11 72 ⊐\2 A10

CS16FS8192(3/5/W)- (512k x 16)

6x8mm mini-BGA with ball pitch 0.75mm

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-----|----|-----|-----|-----|-----|
| Α | NC | OE | A0 | A1 | A2 | NC |
| В | NC | NC | A3 | A4 | CS | 100 |
| С | NC | NC | A5 | A6 | 101 | 102 |
| D | Vss | NC | A17 | A7 | IO3 | Vcc |
| Е | Vcc | NC | NC | A16 | 104 | Vss |
| F | NC | NC | A14 | A15 | 105 | 106 |
| G | NC | NC | A12 | A13 | WE | 107 |
| Н | A18 | A8 | A9 | A10 | A11 | A19 |

CS18FS8192W – (1M x 8) 48ball mini-BGA

| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|------|------|-----|-----|-----|-----|
| Α | ĽΒ | Œ | A0 | A1 | A2 | NC |
| В | IO8 | UB | A3 | A4 | CS | 100 |
| С | 109 | IO10 | A5 | A6 | 101 | IO2 |
| D | Vss | 1011 | A17 | A7 | 103 | Vcc |
| Ε | Vcc | IO12 | NC | A16 | 104 | Vss |
| F | IO14 | IO13 | A14 | A15 | 105 | 106 |
| G | IO15 | NC | A12 | A13 | WE | 107 |
| Н | A18 | A8 | A9 | A10 | A11 | NC |


CS16FS8192W- (512k x 16) 48ball mini-BGA

3 Rev. 4.0



CS18FS8192W

FUNCTIONAL BLOCK DIAGRAM



Absolute Maximum Ratings*

| Parar | neter | Symbol | Rating | Unit | |
|----------------------------|--------------------|-------------------|------------------|--------|--|
| Voltage on Any Pin | 3.3V Product | \/: \/ou r | -0.5 to Vcc+0.5V | \ \ | |
| Relative to Vss | Wide Vcc** Product | Vin, VOUT | -0.5 to VCC+0.5V | V | |
| Voltage on V _{CC} | 3.3V Product | | -0.5 to 4.0 | | |
| Supply Relative to | Wide Vcc** Product | V_{in}, V_{OUT} | -0.5 to 4.0 | V | |
| Vss | Wide VCC Floduct | | -0.5 to 4.0 | | |
| Power Dissipation | | PD | 1.0 | W | |
| Storage Temperature | | Тѕтс | -65 to 150 | °C | |
| Operating Temperature | Commercial | T _A | 0 to 70 | °C | |
| Industrial | | TA | -40 to 85 | °C | |

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

4 Rev. 4.0

^{**}Wide VCC Range is 1.65V~3.6V



CS18FS8192W

Recommended DC Operating Conditions*(T_A=0 to 70°C)

| Parameter | Operating Vcc(V) | Symbol | Min. | Тур. | Max. | Unit |
|--------------------|---------------------|-----------------|------|---------|----------------------|------|
| | 3.3 | Vcc | 3.0 | 3.3 | 3.6 | |
| Supply Voltage | Wide 2.4~3.6 | Vcc | 2.4 | 2.5/3.3 | 3.6 | |
| | Wide 1.65~2.2 | Vcc | 1.65 | 1.8 | 2.2 | |
| Ground | | Vss | 0 | 0 | 0 | V |
| | 3.3 | Vıн | 2.0 | - | Vcc+0.5 | |
| Input High Voltage | Wide 2.4~3.6 | V _{IH} | 2.0 | - | V _{CC} +0.3 | |
| | Wide 1.65~2.2 | ViH | 1.4 | - | Vcc+0.2 | |
| | 3.3 | VIL | -0.3 | - | 0.8 | |
| Input Low Voltage | Wide 2.4~3.6 | V _{IL} | -0.3 | - | 0.7 | |
| | Wide 1.65~2.2 | VIL | -0.2 | - | 0.4 | |

^{*}The above parameters are also guaranteed for industrial temperature range.

DC and Operating Characteristics*(T_A =0 to 70 $^{\circ}$ C)

| Parameter | Symbol | Test Conditions | | Min | Max | Unit |
|-----------|------------------|--|------|-----|-----|------|
| Input | | | | | | |
| Leakage | ILI | V _{IN} =V _{SS} to V _{CC} | | -2 | 2 | uA |
| Current | | | | | | |
| Output | | $\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ | | | | |
| Leakage | ILO | | | -2 | 2 | uA |
| Current** | | V _{OUT} =V _{SS} to V _{CC} | | | | |
| | | Min.Cycle,100% Duty | 8ns | | 80 | |
| Operating | loo | | 10ns | - | 70 | mA |
| Current** | Icc | $CS = V_{IL}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 0 \text{mA}$ | 12ns | - | 65 | IIIA |
| | | | 15ns | | 60 | |
| Standby | IsB | Min. Cycle, \overline{CS} =V _{IH} | | ı | 25 | mΛ |
| Current | I _{SB1} | f=0MHz, \overline{CS} ≥Vcc-0.2V | | - | 15 | mA |

5 **Rev. 4.0**



CS18FS8192W

| | | V _{IN} ≥V _{CC} -0.2V or V _{in} ≤0.2V | | | |
|------------------|---------------|---|-----|-----|---|
| Output Low | Vcc** Product | | - | 0.4 | V |
| Voltage Level | Vol | V _{CC} =2.4V, I _{OL} =1mA, Wide V _{CC} ** Product | - | 0.4 | V |
| Levei | | V _{CC} =1.65V, I _{OL} =0.1mA, Wide V _{CC} ** Product | - | 0.2 | |
| Output High | | V _{CC} =3.0V, I _{OH} = -4mA, 3.3V Product & Wide V _{CC} ** Product | 2.4 | - | |
| Voltage | Vон | Vcc=2.4V, IoH= -1mA, Wide Vcc** Product | 1.8 | - | V |
| Level | | V _{CC} =1.65V, I _{OH} = -0.1mA, Wide V _{CC} ** Product | 1.4 | - | |

^{*}The above parameters are also guarantee for industrial temperature range.

Capacitance*($T_A = 25^{\circ}C$, f= 1.0MHz)

| Item | Symbol | Test Conditions | TYP | Max | Unit |
|---------------------------|------------------|----------------------|-----|-----|------|
| Input/ Output Capacitance | C _{I/O} | V _{I/O} =0V | - | 8 | pF |
| Input Capacitance | CIN | V _{IN} =0V | - | 6 | рF |

^{*}Capacitance is sampled and not 100% tested.

Test Conditions*

| Parameter | Value |
|--|---|
| | 0 to 3.0V (Vcc=3.3V) |
| Input/ Output Capacitance | 0 to 2.5V (V _{CC} =2.5V) |
| | 0 to 1.8V (Vcc=1.8V) |
| Input Rise and Fall Time | 1V/1ns |
| Input and Output Timing Deference Levels | 1.5V (Vcc=3.3V) |
| Input and Output Timing Reference Levels | 1/2V _{CC} (V _{CC} = 1.8V or 2.5V) |
| Output Load | See Fig. 1 |

^{*}The above parameters are also guaranteed for industrial temperature range.

Rev. 4.0

Chiplus reserves the right to change product or specification after approving by customer.

6

^{**}Wide V_{CC} Range is 1.65V ~ 3.6V



CS18FS8192W




Fig 1

Overshoot Timing

Undershoot Timing




Fig 2

Functional Description (x8 Mode)

| \overline{CS} | WE | ŌE | Mode | I/O Pin | Supply Current |
|-----------------|----|----|----------------|--------------|-------------------|
| Н | Х | X* | Not Select | High-Z | IsB,IsB1 |
| L | Н | Н | Output Disable | High-Z | Icc |
| L | Н | L | Read | D оит | Icc |
| L | L | X | Write | Din | Icc |

^{*}X means don't care

7 Rev. 4.0



CS18FS8192W

Functional Description (x16 Mode)

| \overline{CS} | \overline{WE} | \overline{OE} | <i>LB</i> ** | <u>UB</u> ** | Mode | I/O I | Pin | Supply |
|-----------------|-----------------|-----------------|--------------|--------------|------------|------------------------------------|-------------------------------------|-----------|
| CS | // L | OL | LD | OB | | I/O ₀ ~I/O ₇ | I/O ₈ ~I/O ₁₅ | Current |
| Н | Χ | X* | Χ | X | Not Select | High-Z | High-Z | IsB, IsB1 |
| L | Н | Н | Χ | X | Output | ∐igh 7 | ⊔igh 7 | Icc |
| L | Χ | Χ | Τ | Ι | Disable | High-Z | High-Z | ICC |
| | | | Ш | Ι | | Dout | High-Z | |
| L | Н | L | Ι | L | Read | High-Z | D _{OUT} | Icc |
| | | | L | L | | Dout | D _{оит} | |
| | | | L | Н | | Din | High-Z | |
| L | L | Х | Η | L | Write | High-Z | D _{IN} | Icc |
| | | | L | L | | Din | Din | |

^{*}X means don't care

Data Retention Characteristics*(T_A=0 to 70°C)

| Parameter | Product | Operating Vcc(V) | Symbol | Test Condition | Min. | Тур. | Max. | Unit |
|--------------------------|--------------------|------------------|------------------|--|------|------|------|------|
| V _{CC} for Data | Wide 2.4V~3.6V | 2.5/3.3 | V _{DR} | CS ≥V _{CC} - | 2.0 | - | 3.6 | V |
| Retention | Wide 1.65V~2.2V | 1.8 | VDK | 0.2V | 1.5 | - | 3.6 | V |
| Data Retention | Wide 2.4V~3.6V | 2.5/3.3 | I | V_{CC} =2.0V \overline{CS} ≥ V_{CC} - 0.2V V_{IN} ≥ V_{CC} - 0.2V or V_{IN} ≤0.2V | | | 15 | m A |
| Current | Wide 1.65V~2.2V | 1.8 | I _{DR} | V_{CC} =1.5V, \overline{CS} ≥ V_{CC} - 0.2V, V_{IN} ≥ V_{CC} - 0.2V or V_{IN} ≤0.2V | | | 15 | mA |
| Data Re | etention Set-Up | Time | tsdr | See Data | 0 | - | - | nS |
| F | Recovery Time | | t _{RDR} | Retention Wave | 5 | - | - | mS |


8 Rev. 4.0



CS18FS8192W

| form (holou) | |
|--------------|--|
| form (below) | |

Data Retention Wave form



Read Cycle*

| Darameter | Cumbal | 8 | ns | 10 |)ns | 12 | 2ns | 15ns | | Unit |
|--|------------------|-----|-----|-----|-----|-----|-----|------|-----|------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| Read Cycle Time | t _{RC} | 8 | ı | 10 | - | 12 | ı | 15 | - | ns |
| Address Access Time | taa | • | 8 | ı | 10 | ı | 12 | ı | 15 | ns |
| Chip Select to Output | tco | - | 8 | ı | 10 | ı | 12 | ı | 15 | ns |
| Output Enable to Valid Output | toe | - | 4 | - | 5 | - | 6 | - | 7 | ns |
| $\overline{\overline{UB}}$, \overline{LB} Access Time** | t _{BA} | - | 4 | - | 5 | - | 6 | - | 7 | ns |
| Chip Enable to Low-Z Output | t _{LZ} | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| Output Enable to Low-Z Output | tolz | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| $\overline{\textit{UB}}$, $\overline{\textit{LB}}$ Enable to Low-Z Output** | t _{BLZ} | 0 | 1 | 0 | - | 0 | 1 | 0 | - | ns |
| Chip Disable to High-Z Output | t _{HZ} | 0 | 4 | 0 | 5 | 0 | 6 | 0 | 7 | ns |
| Output Disable to High- Z Output | tонz | 0 | 4 | 0 | 5 | 0 | 6 | 0 | 7 | ns |

Rev. 4.0

Chiplus reserves the right to change product or specification after approving by customer.

9



CS18FS8192W

| \overline{UB} , \overline{LB} Disable to High-Z Output** | t _{BHZ} | 0 | 4 | 0 | 5 | 0 | 6 | 0 | 7 | ns |
|--|------------------|---|---|---|----|---|----|---|----|----|
| Output Hold from | tou | 3 | | 3 | | 3 | | 3 | | no |
| Address Change | tон | 3 | - | 3 | - | 3 | - | 3 | - | ns |
| Chip Selection Power | t | 0 | | 0 | | 0 | | 0 | | no |
| Up Time | tp∪ | U | - | 0 | - | 0 | - | 0 | - | ns |
| Chip Selection Power | + | | 8 | | 10 | | 12 | | 15 | 20 |
| Down Time | t _{PD} | - | 0 | - | 10 | - | 12 | - | 15 | ns |

^{*}The above parameters are also guaranteed for industrial temperature range.

Write Cycle*

| Parameter | Symbol | 8 | ns | 10 | ns | 12 | ns | 15 | īns | Unit |
|--|-----------------|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Offic |
| Write Cycle Time | twc | 8 | ı | 10 | ı | 12 | ı | 15 | - | ns |
| Chip Select to End | tcw | 6 | | 7 | | 9 | - | 12 | | ns |
| of Write | tov | U | _ | ' | _ | 3 | _ | 12 | | 113 |
| Address Set-up | t _{AS} | 1.5 | _ | 1.5 | _ | 1.5 | _ | 1.5 | _ | ns |
| Time | LAS | 1.0 | | 1.5 | | 1.0 | | 1.0 | | 113 |
| Address Valid to | t _{AW} | 6 | _ | 7 | _ | 9 | _ | 12 | _ | ns |
| End of Write | LAVV | O . | | , | | 3 | | 12 | | 113 |
| Write Pulse | twp | 6 | _ | 7 | _ | 9 | _ | 12 | _ | ns |
| Width(\overline{OE} High) | CVVF | 0 | | • | | J | | 12 | | 110 |
| Write Pulse | twp1 | 8 | _ | 10 | _ | 12 | _ | 15 | _ | ns |
| Width(\overline{OE} Low) | CVVII | | | | | 12 | | 10 | | 110 |
| $\overline{\it UB}$, $\overline{\it LB}$ Valid to | t _{BW} | 6 | _ | 7 | _ | 9 | _ | 12 | _ | ns |
| End of Write** | 1577 | | | • | | | | | | |
| Write Recovery | t _{WR} | 1.5 | _ | 1.5 | _ | 1.5 | _ | 1.5 | _ | ns |
| Time | | | | | | | | | | |
| Write to Output | twnz | 0 | 4 | 0 | 5 | 0 | 6 | 0 | 7 | ns |
| High-Z | CVVIIZ | Ů | • | | | Ů | | | , | 110 |
| Data to Write Time | tow | 4 | _ | 5 | _ | 7 | | 8 | _ | ns |
| Overlap | LDVV | | | | | | | | | 110 |

10 **Rev. 4.0**






CS18FS8192W

| Data Hold from Write Time | t _{DH} | 0 | - | 0 | - | 0 | - | 0 | - | ns |
|------------------------------|-----------------|---|---|---|---|---|---|---|---|----|
| End of Write to Output Low-Z | tow | 3 | - | 3 | - | 3 | - | 3 | - | ns |

^{*}The above parameters are also guaranteed for industrial temperature range.

Timing Diagram

Timing Waveform of Read Cycle (1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, \overline{UB} , $\overline{LB} = V_{IL} **$)




^{**} Those parameters are applied for x16 mode only.

11 Rev. 4.0



CS18FS8192W

Timing Waveform of Read Cycle (2) (\overline{WE} =VIH)



NOTES (Read Cycle)


- 1. WE is high for read cycle
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
- 4. At any given temperature and voltage condition, t_{HZ} (Max.) is less than t_{LZ} (Min.) both for a given device and from device to device.
- Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{CS} = V_{IL}$.
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- ** Those parameters are applied for x16 mode only.

12 **Rev. 4.0**




CS18FS8192W

Timing Waveform of Write Cycle (1) (\overline{OE} Clock)



^{**} Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (2) (\overline{OE} =Low fixed)




^{**} Those parameters are applied for x16 mode only.

13 **Rev. 4.0**




CS18FS8192W

Timing Waveform of Write Cycle (3) (\overline{CS} =Controlled)



^{**} Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (4) (\overline{UB} , \overline{LB} Controlled)



NOTES (Write Cycle)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition

14 Rev. 4.0



CS18FS8192W

| CS going low and | WE going low; |
|------------------|---------------|

A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. two is measured from the beginning of write to the end of write.

- 3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- 5. \overline{WE} is measured from the end of write to the address change. two applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If \overline{CS} goes low simultaneously with \overline{WE} going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.
- ** Those parameters are applied for x16 mode only


Package outline dimensions

44L-TSOP2-400mil

15 **Rev. 4.0**



CS18FS8192W



Note: Plating thickness spec: 0.3 mil ~ 0.8 mil.


| 11010. | r resemb | 5 micki | ess spe | 0.0.51 | uni ~ o. | o mii. | | | | | | | | | | |
|--------|----------|---------|---------|--------|----------|--------|-------|-------|-------|-------|-------|--------|--------|--------|-------|----|
| UNIT | MBOL | A | Al | A2 | b | bl | с | c1 | D | Е | El | e | L | Ll | у | Θ |
| | Min. | 1.00 | 0.05 | 0.95 | 0.30 | 0.30 | 0.12 | 0.12 | 18.31 | 10.06 | 11.56 | 0.70 | 0.40 | 0.70 | _ | 0° |
| mm | Nom. | 1.10 | 0.10 | 1.00 | _ | - | ı | ı | 18.41 | 10.16 | 11.76 | 0.80 | 0.50 | 0.80 | _ | 1 |
| | Max. | 1.20 | 0.15 | 1.05 | 0.45 | 0.40 | 0.21 | 0.16 | 18.51 | 10.26 | 11.96 | 0.90 | 0.60 | 0.90 | 0.1 | 8° |
| | Min. | 0.0393 | 0.002 | 0.037 | 0.012 | 0.012 | 0.005 | 0.005 | 0.721 | 0.396 | 0.455 | 0.0275 | 0.0157 | 0.0275 | _ | 0° |
| inch | Nom. | 0.0433 | 0.004 | 0.039 | _ | _ | - | - | 0.725 | 0.400 | 0.463 | 0.0315 | 0.0197 | 0.0315 | _ | _ |
| | Max. | 0.0473 | 0.006 | 0.041 | 0.018 | 0.016 | 0.008 | 0.006 | 0.729 | 0.404 | 0.471 | 0.0355 | 0.0237 | 0.0355 | 0.004 | 8° |

48ball mini-BGA-6x8mm (ball pitch: 0.75mm)


16 **Rev. 4.0**




CS18FS8192W



| | BALL PITCH e = 0.75 | | | | | | | | | | | |
|-------------|----------------------|--|--|--|--|--|--|--|--|--|--|--|
| D E N D1 E1 | | | | | | | | | | | | |
| 8.0 | 8.0 6.0 48 5.25 3.75 | | | | | | | | | | | |





NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

17 **Rev. 4.0**