

CS18FS3216W CS16FS3216W

		Cover	Sheet and Revision Status	
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0 2.0		Nov. 8, 2021	New issue Revise "Chiplus reserves the right to change product or specification without notice" to "Chiplus reserves the right to change product or specification after approving by customer" Delete 5V product Corrected the minimum value of tAS and tWR from 0ns to 1.5ns	
3.0	20240018	Oct. 22. 2024	Corrected the minimum value of tAS and tWR from 0ns to 1.5ns	Hank Lin

1 Rev. 3.0



CS18FS3216W CS16FS3216W

GENERAL DESCRIPTION

The CS18FS3216W and CS16FS3216W are a 33,578,432-bit high-speed Static Random Access Memory organized as 4M(2M) words by 8(16) bits. The CS18FS3216W (CS16FS3216W) uses 8(16) common input and output lines and have an output enable pin which operates faster than address access time at read cycle, And CS16FS3216W allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}). The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The CS18FS3216W and CS16FS3216W are packaged in 48 TFBGA.

FEATURES

• Fast Access Time 10,15ns(Max)

• CMOS Low Power Dissipation

Standby (TTL): 70mA (Max.) (CMOS) : 55mA (Max.)

Operating : 120mA (10ns, Max.)

: 100mA (15ns , Max.)

Wide range of Power Supply

- **CSXXFS3216W**: 1.65V~3.6V Power Supply:

TTL Compatible inputs and Outputs

Fully Static Operation, No Clock or Refresh required

Three State Outputs

Data Byte Control(x16 Mode)

 \overline{LB} : I/O₀~I/O₇, \overline{UB} : I/O₈~I/O₁₅

- Standard 48 TFBGA Package Pin Configurations
- ROHS compliant
- Operating in Commercial and Industrial Temperature range.





CS18FS3216W CS16FS3216W


Order Information

Density Org.		g. Part Number	\/ (\/)	Speed		Dookogo	Tomp	
Defisity Ofg	Org.	Part Number	V _{CC} (V)	t _{AA} (ns)	toe(ns)	Package	Temp.	
	4Mx8	CS18FS3216WHC(I)-10*	2.5~3.3	10	5			
32Mb	4101X0	C3 10F332 10WHC(I)-10	1.8	1.8	15	7	48 TFBGA	C : Commercial
SZIVID	2Mx16	0046500046344107/\ 40*	2.5~3.3	10	5	40 IFBGA	I : Industrial	
	ZIVIX IO	CS16FS3216WHC(I)-10*	1.8	15	7			


^{*}means max. speed

PIN CONFIGURATIONS

6x8mm TFBGA with ball pitch 0.75mm



CS18FS3216W - (4M x 8) Top View





CS16FS3216W - (2M x 16) Top View



CS18FS3216W CS16FS3216W

FUNCTIONAL BLOCK DIAGRAM





CS18FS3216W- (4M x 8)

CS16FS3216W - (2M x 16)

Absolute Maximum Ratings*

Paramet	er	Symbol	Rating	Unit
Voltage on Any Pin Relativ	e to V _{SS}	Vin, Vout	-0.5 to Vcc+0.5V	V
Voltage on Vcc Supply		Vin, Vout	-0.5 to 4.6	V
Power Dissipation		P _D	1.0	W
Storage Temperature		Tstg	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
Operating Temperature	Industrial	TA	-40 to 85	°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

4 Rev. 3.0



CS18FS3216W CS16FS3216W

Recommended DC Operating Conditions*($T_A=0$ to 70° C)

Parameter	Operating V _{CC} (V)	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	2.4~3.6	Vcc	2.4	2.5/3.3	3.6	\ \
Supply Voltage	1.65~2.2	Vcc	1.65	1.8	2.2	V
Ground		Vss	0	0	0	V
Input High Voltage	2.4~3.6	ViH	2.0	-	V _{CC} +0.3	\ \
Input High Voltage	1.65~2.2	ViH	1.4	-	V _{CC} +0.2	V
Input Low Voltage	2.4~3.6	V_{IL}	-0.3	-	0.7	V
Input Low Voltage	1.65~2.2	VIL	-0.3	-	0.4	\ \ \

^{*}The above parameters are also guaranteed for industrial temperature range.

DC and Operating Characteristics*($T_A=0$ to 70° C)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	lы	V _{IN} =V _{SS} to V _{CC}	-2	2	uA	
Output Leakage Current	ILO	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} V _{OUT} =V _{SS} to V _{CC}		-2	2	uA
Operating	l	Min.Cycle,100% Duty	10ns	-	120	A
Current	Icc	\overline{CS} =V _{IL} , V _{IN} =V _{IH} or V _{IL} ,I _{OUT} = 0mA	15ns		100	mA
Standby	IsB	Min. Cycle, $\overline{CS} = V_{IH}$	Min. Cycle, $\overline{CS} = V_{IH}$			
Current	I _{SB1}	f=0MHz, $\overline{CS} \ge V_{CC}$ -0.2V, $V_{IN} \ge V_{CC}$ -0.2V or $V_{in} \le$	0.2V	-	55	mA
Output Low		V _{CC} =3.0V, I _{OL} =8mA,(Case of Typical Vcc=3.3V	·)	-	0.4	
Output Low Voltage Level	Vol	V _{CC} =2.4V, I _{OL} =1mA, (Case of Typical Vcc=2.5V)			0.4	V
voitage Level		V _{CC} =1.65V, I _{OL} =0.1mA,(Case of Typical Vcc=1.	-	0.2		
Outout High		V _{CC} =3.0V, I _{OH} =4mA,(Case of Typical Vcc=3.3V	')	2.4	-	
Output High VoH		V _{CC} =2.4V, I _{OH} =1mA,(Case of Typical Vcc=2.5V)			-	V
		V _{CC} =1.65V, I _{OL} =0.1mA,(Case of Typical Vcc=1	1.8	-		

5 Rev. 3.0



CS18FS3216W CS16FS3216W

Capacitance*($T_A = 25^{\circ}C$, f = 1.0MHz)


Item	Symbol	Test Conditions	TYP	Max	Unit
Input/ Output Capacitance	C _{I/O}	V _{I/O} =0V	-	10	рF
Input Capacitance	Cin	V _{IN} =0V	-	16	pF

^{*}Capacitance is sampled and not 100% tested.

Test Conditions*

Parameter	Value		
	0 to 3.0V (Vcc=3.3V)		
Input/ Output Capacitance	0 to 2.5V (Vcc=2.5V)		
	0 to 1.8V (Vcc=1.8V)		
Input Rise and Fall Time	1V/1ns		
Input and Output Timing Pafarance Lavels	1.5V (V _{CC} =3.3V)		
Input and Output Timing Reference Levels	1/2Vcc (Vcc= 1.8V or 2.5V)		
Output Load	See Fig. 1		

^{*}The above parameters are also guaranteed for industrial temperature range.



6 Rev. 3.0

^{*}The above parameters are also guarantee for industrial temperature range.



CS18FS3216W CS16FS3216W

Functional Description (x8 Mode)

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	I _{SB} ,I _{SB1}
L	Н	Н	Output Disable	High-Z	lcc
Ĺ	Н	L	Read	D _{оит}	Icc
L	L	X	Write	Din	Icc

^{*}X means don't care

Functional Description (x16 Mode)

\overline{CS}	\overline{WE}	\overline{OE}	<i>LB</i> **	<u>UB</u> **	Mode	I/O I	Pin	Supply
	,, ,	OL	LD	OB		I/O ₀ ~I/O ₇	I/O ₈ ~I/O ₁₅	Current
Н	Х	X*	X	X	Not Select	High-Z	High-Z	I _{SB} , I _{SB1}
L	Н	Н	X	X	Output	∐igh 7	⊔igh 7	Loo
L	Х	Χ	Ι	Ι	Disable	High-Z	High-Z	lcc
			L	Н		D оит	High-Z	
L	Н	L	Ι	L	Read	High-Z	D _{оит}	Icc
			L	L		D оит	D _{оит}	
			L	Н		DiN	High-Z	
L	L	Х	Η	L	Write	High-Z	D _{IN}	Icc
			L	L		Din	Din	

^{*}X means don't care




CS18FS3216W CS16FS3216W

Data Retention Characteristics*(T_A=0 to 70°C)

Parameter	Operating V _{CC} (V)	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Vcc for	2.4V~3.6V	V_{DR}		2.0	ı	3.6	V
Data Retention	1.65V~2.2V	V DR	<i>CS</i> ≥V _{CC} - 0.2V	1.5	ı	3.6	V
			V _{CC} =2.0V				
	2.4V~3.6V		<u>CS</u> ≥Vcc - 0.2V			55	
Data Retention		I _{DR}	$V_{IN} \ge V_{CC}$ - 0.2V or $V_{IN} \le 0.2V$				mA
Current		IDR	V _{CC} =1.5V				IIIA
	1.65V~2.2V		<u>CS</u> ≥Vcc - 0.2V			55	
			$V_{IN} \ge V_{CC}$ - 0.2V or $V_{IN} \le 0.2V$				
Data Retention S	et-Up Time	tsdr	See Data Retention Wave	0			ns
Recovery Time		t _{RDR}	form (below)	5			ms

Data Retention Wave form





CS18FS3216W CS16FS3216W

Read Cycle*

Dorometer	Cumbal	10)ns	15ns		Unit
Parameter	Symbol		Max	Min	Max	Ullit
Read Cycle Time	t _{RC}	10	-	15	ı	ns
Address Access Time	t _{AA}	•	10	ı	15-	ns
Chip Select to Output	tco	•	10	ı	15	ns
Output Enable to Valid Output	toe	-	5	1	7	ns
$\overline{\textit{UB}}$, $\overline{\textit{LB}}$ Access Time**	t _{BA}	-	5	ı	7	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	ı	ns
$\overline{\textit{UB}}$, $\overline{\textit{LB}}$ Enable to Low-Z Output**	t _{BLZ}	0	ı	0	ı	ns
Chip Disable to High-Z Output	t _{HZ}	0	5	0	7	ns
Output Disable to High-Z Output	tонz	0	5	0	7	ns
$\overline{\it UB}$, $\overline{\it LB}$ Disable to High-Z Output**	tвнz	0	5	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	ns
Chip Selection Power Up Time	t₽U	0	-	0	-	ns
Chip Selection Power Down Time	t _{PD}	-	10	-	15	ns

^{*}The above parameters are also guaranteed for industrial temperature range.

Write Cycle*

Parameter	Symbol	10ns		15ns		Unit	
Falanielei	Symbol	Min	Max	Min	Max	Offic	
Write Cycle Time	twc	10	-	15	-	ns	
Chip Select to End of Write	tcw	7	-	12	-	ns	
Address Set-up Time	tas	1.5	-	1.5	-	ns	
Address Valid to End of Write	t _{AW}	7	-	12	-	ns	
Write Pulse Width(\overline{OE} High)	twp	7	-	12	-	ns	
Write Pulse Width(\overline{OE} Low)	twp1	10	-	15	-	ns	
$\overline{\textit{UB}}$, $\overline{\textit{LB}}$ Valid to End of Write**	t _{BW}	7	-	12	-	ns	
Write Recovery Time	t _{WR}	1.5	-	1.5	_	ns	

9 **Rev. 3.0**






CS18FS3216W CS16FS3216W

Write to Output High-Z	t _{WHZ}	0	5	0	7	ns
Data to Write Time Overlap	t _{DW}	5	-	8	1	ns
Data Hold from Write Time	tон	0	-	0	-	ns
End of Write to Output Low-Z	tow	3	-	3	-	ns

^{*}The above parameters are also guaranteed for industrial temperature range.


Timing Diagram

Timing Waveform of Read Cycle (1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, \overline{UB} , $\overline{LB} = V_{IL}^{**}$)



^{**} Those parameters are applied for x16 mode only.

Timing Waveform of Read Cycle (2) (\overline{WE} =VIH)



10 **Rev. 3.0**




CS18FS3216W CS16FS3216W

NOTES (Read Cycle)

- 1. WE is high for read cycle
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. thz and tohz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or Vol levels.
- 4. At any given temperature and voltage condition, t_{HZ} (Max.) is less than t_{LZ} (Min.) both for a given device and from device to device.
- Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with \overline{CS} =V_{IL}.
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

Timing Waveform of Write Cycle (1) (\overline{OE} Clock)



** Those parameters are applied for x16 mode only.


11 Rev. 3.0

^{**} Those parameters are applied for x16 mode only.




CS18FS3216W CS16FS3216W

Timing Waveform of Write Cycle (2) (\overline{OE} =Low fixed)



^{**} Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (3) (\overline{CS} =Controlled)




^{**} Those parameters are applied for x16 mode only.



CS18FS3216W CS16FS3216W

Timing Waveform of Write Cycle (4) (\overline{UB} , \overline{LB} Controlled)



NOTES (Write Cycle)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. twp is measured from the beginning of write to the end of write.
- 3. t_{CW} is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. \overline{WE} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. DOUT is the read data of the new address.
- 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

Rev. 3.0

13


^{**} Those parameters are applied for x16 mode only




CS18FS3216W CS16FS3216W


Package outline dimensions

48ball TFBGA-6x8mm (ball pitch: 0.75mm)



BALL PITCH e = 0.75									
D	E	N	Dl	El	D2	E2			
8.0	6.0	48	5.25	3.75	1.375	1.125			





TOP VIEW

NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.
- 4. TOLERANCES:

LINEAR: X.X=±0.1 X.XX=±0.05 X.XXX=±0.025

14 Rev. 3.0