

### CS18FS3216W CS16FS3216W

Rev. 3.0

		Cover	Sheet and Revision Status	
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0 2.0		Nov. 8, 2021	New issue Revise "Chiplus reserves the right to change product or specification without notice" to "Chiplus reserves the right to change product or specification <b>after</b> <b>approving by customer</b> " Delete 5V product Corrected the minimum value of tAS and tWR from 0ns to 1.5ns	Hank Lin Hank Lin
3.0	20240018		Corrected the minimum value of tAS and tWR from 0ns to 1.5ns	Hank Lin



### CS18FS3216W CS16FS3216W

## **GENERAL DESCRIPTION**

The CS18FS3216W and CS16FS3216W are a 33,578,432-bit high-speed Static Random Access Memory organized as 4M(2M) words by 8(16) bits. The CS18FS3216W (CS16FS3216W) uses 8(16) common input and output lines and have an output enable pin which operates faster than address access time at read cycle, And CS16FS3216W allows that lower and upper byte access by data byte control( $\overline{UB}$ ,  $\overline{LB}$ ). The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The CS18FS3216W and CS16FS3216W are packaged in 48 TFBGA.

### FEATURES

- Fast Access Time 10,12ns(Max)
- CMOS Low Power Dissipation Standby (TTL) : 70mA (Max.) (CMOS) : 55mA (Max.)
   Operating : 80mA (10ns, Max.)

: 76mA (12ns , Max.)

- Wide range of Power Supply
  - CSXXFS3216W: 1.65V~3.6V Power Supply:
- TTL Compatible inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)
  - $\overline{LB}$ : I/O<sub>0</sub>~I/O<sub>7</sub>,  $\overline{UB}$ : I/O<sub>8</sub>~I/O<sub>15</sub>
- Standard 48 TFBGA Package Pin Configurations
- ROHS compliant
- Operating in Commercial and Industrial Temperature range.

2



#### CS18FS3216W CS16FS3216W

Rev. 3.0


#### **Order Information**

Density	Org.	Part Number V <sub>cc</sub> (V) Speed		eed	Dockago	Tomp		
Density Org.	j. Part Number		t <sub>AA</sub> (ns)	to∈(ns)	Package	Temp.		
	4Mx8	CS18FS3216WHC(I)-10*	2.5~3.3	10	5			
20146	411120	C310F33210WHC(I)-10	1.8	12	6	48 TFBGA	C : Commercial	
32Mb	014-46	2Mv16	CC4CEC224CM/UC/I) 40*	2.5~3.3	10	5	40 IFDGA	I : Industrial
		2Mx16 CS16FS3216WHC(I)-10*	1.8	12	<del>6</del>			

\*means max. speed

### **PIN CONFIGURATIONS**


#### 6x8mm TFBGA with ball pitch 0.75mm






#### CS18FS3216W CS16FS3216W

# FUNCTIONAL BLOCK DIAGRAM





CS18FS3216W- (4M x 8)

CS16FS3216W - (2M x 16)

# Absolute Maximum Ratings\*

Paramet	er	Symbol	Rating	Unit
Voltage on Any Pin Relativ	<b>ve to V</b> ss	Vin, Vout	-0.5 to Vcc+0.5V	V
Voltage on Vcc Supply		Vin, Vout	-0.5 to 4.6	V
Power Dissipation		PD	1.0	W
Storage Temperature		Tstg	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
Operating Temperature	Industrial	TA	-40 to 85	°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

4



### CS18FS3216W CS16FS3216W

Rev. 3.0

Parameter	Operating V <sub>CC</sub> (V)	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	2.4~3.6	Vcc	2.3	2.5/3.3	3.6	V
Supply Voltage	1.65~2.2	Vcc	1.65	1.8	2.2	
Ground		Vss	0	0	0	V
Input High Voltage	2.4~3.6	Vін	2.0	-	Vcc+0.3	V
Input High Voltage	1.65~2.2	Vін	1.4	-	Vcc+0.2	
	2.4~3.6	VIL	-0.3	-	0.7	V
Input Low Voltage	1.65~2.2	VIL	-0.3	-	0.4	V

### Recommended DC Operating Conditions\*( $T_A=0$ to $70^{\circ}C$ )

\*The above parameters are also guaranteed for industrial temperature range.

# DC and Operating Characteristics\*( $T_A=0$ to $70^{\circ}$ C)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	Iц	$V_{IN}=V_{SS}$ to $V_{CC}$	-2	2	uA	
Output Leakage Current	Ilo	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ $V_{OUT} = V_{SS} \text{ to } V_{CC}$	-2	2	uA	
Operating		Min.Cycle,100% Duty	10ns	-	80	
Current	Icc	$\overline{CS} = V_{IL}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 0 \text{ mA}$	12ns		76	mA
Standby	Isb	Min. Cycle, $\overline{CS} = V_{IH}$	Min. Cycle, $\overline{CS} = V_{IH}$			
Current	ISB1	f=0MHz, $\overline{CS}$ ≥V <sub>CC</sub> -0.2V, V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V or V <sub>in</sub> ≤	0.2V	-	36	
Output Loui		V <sub>CC</sub> =3.0V, I <sub>OL</sub> =8mA,(Case of Typical Vcc=3.3V	)	-	0.4	
Output Low	Vol	V <sub>CC</sub> =2.4V, I <sub>OL</sub> =1mA, (Case of Typical Vcc=2.5V	-	0.4	V	
Voltage Level		$V_{CC}$ =1.65V, $I_{OL}$ =0.1mA,(Case of Typical Vcc=1.	-	0.2		
Output Lligh		V <sub>CC</sub> =3.0V, I <sub>OH</sub> =4mA,(Case of Typical Vcc=3.3V	′)	2.4	-	
Voltage Level	Output High Voltage Level V <sub>OH</sub> V <sub>CC</sub> =2.4V, I <sub>OH</sub> =1mA,(Case of Typical Vcc=2.5V)				-	V
		V <sub>CC</sub> =1.65V, I <sub>OL</sub> =0.1mA,(Case of Typical Vcc=1	.8V)	1.4	-	



#### CS18FS3216W CS16FS3216W

\*The above parameters are also guarantee for industrial temperature range.

# Capacitance\*(T<sub>A</sub>= $25^{\circ}$ C, f= 1.0MHz)


Item	Symbol	Test Conditions	TYP	Max	Unit
Input/ Output Capacitance	Cı/o	V <sub>I/O</sub> =0V	-	10	pF
Input Capacitance	CIN	V <sub>IN</sub> =0V	-	16	pF

\*Capacitance is sampled and not 100% tested.

### **Test Conditions\***

Parameter	Value			
	0 to 3.0V (Vcc=3.3V)			
Input/ Output Capacitance	0 to 2.5V (Vcc=2.5V)			
	0 to 1.8V (Vcc=1.8V)			
Input Rise and Fall Time	1V/1ns			
Input and Output Timing Reference Levels	1.5V (V <sub>CC</sub> =3.3V)			
Input and Output Timing Reference Levels	1/2Vcc (Vcc= 1.8V or 2.5V)			
Output Load	See Fig. 1			

\*The above parameters are also guaranteed for industrial temperature range.





6

Rev. 3.0



#### CS18FS3216W CS16FS3216W

# Functional Description (x8 Mode)

$\overline{CS}$	WE	$\overline{OE}$	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB,ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	Din	lcc

\*X means don't care

## **Functional Description (x16 Mode)**

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	$\overline{LB}$ **	$\overline{UB}$ **	Mode I/O F		Pin	Supply
CD	11 L		LD	СЪ	modo	I/O <sub>0</sub> ~I/O <sub>7</sub>	I/O <sub>8</sub> ~I/O <sub>15</sub>	Current
Н	Х	Х*	Х	Х	Not Select	High-Z	High-Z	Isb, Isb1
L	Н	Н	Х	Х	Output	Lliah 7	High 7	
L	Х	Х	Н	Н	Disable	High-Z	High-Z	lcc
			L	Н		Dout	High-Z	
L	Н	L	Н	L	Read	High-Z	Dout	lcc
			L	L		Dout	Dout	
			L	Н		Din	High-Z	
L	L	Х	Н	L	Write	High-Z	DIN	lcc
			L	L		Din	Din	

\*X means don't care






### CS18FS3216W CS16FS3216W

## Data Retention Characteristics\*( $T_A=0$ to $70^{\circ}C$ )

Parameter	Operating V <sub>cc</sub> (V)	Symbol Test Condition I		Min.	Тур.	Max.	Unit
V <sub>cc</sub> for	2.5/3.3	V <sub>DR</sub>		2.0	-	I	V
Data Retention	1.8	V DR	<i>CS</i> ≥V <sub>CC</sub> - 0.2V	1.5	-	I	v
Data Retention Current	2.5/3.3	ldr	$V_{CC}=2.0V$ $\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$ $V_{CC}=1.5V$		10	36	mA
	1.8		<i>CS</i> ≥V <sub>CC</sub> - 0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤0.2V		10	36	
Data Retention Se	et-Up Time	tsdr	See Data Retention Wave	0			ns
Recovery Time		trdr	form (below)	1			ms

### **Data Retention Wave form**





#### CS18FS3216W CS16FS3216W

# **Read Cycle\***

Deremeter	Cumhal	10	)ns	12ns		Linit
Parameter	Symbol	Min	Max	Min	Max	Unit
Read Cycle Time	t <sub>RC</sub>	10	-	12	I	ns
Address Access Time	t <sub>AA</sub>	I	10	I	12	ns
Chip Select to Output	tco	I	10	I	12	ns
Output Enable to Valid Output	toe	-	5	-	6	ns
$\overline{UB}$ , $\overline{LB}$ Access Time**	t <sub>BA</sub>	-	5	-	6	ns
Chip Enable to Low-Z Output	t∟z	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	ns
$\overline{UB}$ , $\overline{LB}$ Enable to Low-Z Output**	t <sub>BLZ</sub>	0	-	0	-	ns
Chip Disable to High-Z Output	tнz	0	5	0	6	ns
Output Disable to High-Z Output	tонz	0	5	0	6	ns
$\overline{UB}$ , $\overline{LB}$ Disable to High-Z Output**	tвнz	0	5	0	6	ns
Output Hold from Address Change	tон	3	-	3	-	ns
Chip Selection Power Up Time	t <sub>PU</sub>	0	-	0	-	ns
Chip Selection Power Down Time	t <sub>PD</sub>	-	10	-	12	ns

\*The above parameters are also guaranteed for industrial temperature range.

### Write Cycle\*

Parameter	Symbol	10	10ns		12ns	
Falameter	Symbol	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	ns
Chip Select to End of Write	t <sub>cw</sub>	7	-	9	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	9	-	ns
Write Pulse Width( $\overline{OE}$ High)	twp	7	-	9	-	ns
Write Pulse Width( $\overline{OE}$ Low)	twP1	10	-	12	-	ns
$\overline{UB}$ , $\overline{LB}$ Valid to End of Write**	tвw	7	-	9	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	ns

9

Rev. 3.0



#### CS18FS3216W CS16FS3216W


Rev. 3.0

Write to Output High-Z	t <sub>WHZ</sub>	0	5	0	7	ns
Data to Write Time Overlap	tow	5	-	7	-	ns
Data Hold from Write Time	t <sub>DH</sub>	0	-	0	-	ns
End of Write to Output Low-Z	tow	3	-	3	-	ns

\*The above parameters are also guaranteed for industrial temperature range.


### **Timing Diagram**

Timing Waveform of Read Cycle (1) (Address Controlled,  $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{WE} = V_{IH}$ ,  $\overline{UB}$ ,  $\overline{LB} = V_{IL}^{**}$ )



\*\* Those parameters are applied for x16 mode only.

# Timing Waveform of Read Cycle (2) ( $\overline{WE}$ =VIH)






### CS18FS3216W CS16FS3216W

NOTES (Read Cycle)

- 1. WE is high for read cycle
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$  levels.
- 4. At any given temperature and voltage condition, t<sub>HZ</sub> (Max.) is less than t<sub>LZ</sub> (Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{CS} = V_{IL}$ .
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- \*\* Those parameters are applied for x16 mode only.

# Timing Waveform of Write Cycle (1) ( $\overline{OE}$ Clock)




#### \*\* Those parameters are applied for x16 mode only.

Rev. 3.0




#### CS18FS3216W CS16FS3216W




# **Timing Waveform of Write Cycle (2)** ( $\overline{OE}$ =Low fixed)

Timing Waveform of Write Cycle (3) ( $\overline{CS}$  =Controlled)





#### CS18FS3216W CS16FS3216W



## Timing Waveform of Write Cycle (4) ( $\overline{UB}$ , $\overline{LB}$ Controlled)

#### NOTES (Write Cycle)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low  $\overline{CS}$ ,  $\overline{WE}$ ,  $\overline{LB}$  and  $\overline{UB}$ . A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$  going low;

A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.

- 3.  $t_{CW}$  is measured from the later of CS going low to end of write.
- 4. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 5. WE is measured from the end of write to the address change. t<sub>WR</sub> applied in case a write ends as CS or  $\overline{WE}$  going high.
- 6. If *OE*, *CS* and *WE* are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. D<sub>OUT</sub> is the read data of the new address.
- 10. When  $\overline{CS}$  is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.
- \*\* Those parameters are applied for x16 mode only


Rev. 3.0



#### CS18FS3216W CS16FS3216W

### Package outline dimensions

48ball TFBGA-6x8mm (ball pitch: 0.75mm)



Rev. 3.0